# Assignment 2 - Simulation Assignment Report

Anagh Singh, 13CO110 Anamik Sarvaiya, 13CO241

January 25, 2016

# Question 1 [CACTI]

CACTI: Answer the following questions for a 32nm, 4 bank, 2-way Set Associative, 64B line size, 16KB cache:

- (a) How many total sets per bank are there?
- (b) What is the default Vdd value?
- (c) What are the components of the access time parameter in Cacti? What was the value in your case?
- (d) Amongst the Data array and the Tag array, which consumed the most dynamic and leakage power? What are the values?
- (e) How large (in mm<sup>2</sup>) is the 16KB cache?
- (f) Draw the architecture of a 4 bank, 2-way Set Associative, 64B line size, 16KB cache

### **Solution:**

The CACTI simulator was proposed by researchers at the University of Utah. Most of the following answers have been based on the original paper published by the researchers at ISCA'07 outlining their simulator.

- (a) For a given total cache size, we partition the cache into  $2^N$  cache banks (N varies from 1 to 12) and for each N, we organize the banks in a grid with  $2^M$  rows (M varies from 0 to N). Here, N=2, since there are 4 banks. Thus the grid is of size 2x2. Therefore the number of sets are 32.
- (b) The default Vdd value can be found in the technology.c file. The default value is set to 0.6V as can be seen in the following screenshot.

```
//32 nm LOP
vdd[2] = 0.6;
Lphy[2] = 0.016;
Lelec[2] = 0.01172;//Lelec is the electrical gate-length.
t_ox[2] = 0.8e-3;//micron
v th[2] = 0.0521; //V
c_ox[2] = 1.69e-14;//F/micron2
mobility_eff[2] = 751.71 * (1e-2 * 1e6 * 1e-2 * 1e6); //micron2 / Vs
Vdsat[2] = Lelec[2] * 0.42e+6 / (1e-2 * 1e6); //V/micron
c_g_ideal[2] = 2.7e-16;//F/micron
c_{fringe[2]} = 0.06e-15;
c_junc[2] = 1.0e-15;//F/micron2
I_on_n[2] = 843.4e-6;//A/micron
I on p[2] = I on n[2] / 2;
Rnchannelon[2] = vdd[2] / I_on_n[2];//ohm-micron
Rpchannelon[2] = vdd[2] / I_on_p[2];
I_off_n[2][0] = 8.41e-6;
 \begin{split} & I_{\text{off}} \, n[2][10] = 9.52e-5; \\ & I_{\text{off}} \, n[2][20] = 9.52e-5; // \text{MASTAR does not generate numbers for} > 320 \ deg, \ so \ simply \ fixing \end{split} 
//leakage currents for temp > 320 equal to the 320 deg value.
I_off_n[2][30] = 9.52e-5;
I_off_n[2][40] = 9.52e-5;
I_off_n[2][50] = 9.52e-5;
I_off_n[2][60] = 9.52e-5;

I_off_n[2][70] = 9.52e-5;
I off n[2][80] = 9.52e-5;
I_off_n[2][90] = 9.52e-5;

I_off_n[2][100] = 9.52e-5;
for(i = 0; i \le 100; i += 10){
     I_off_p[2][i] = I_off_n[2][i];
```

Figure 1: Default Vdd value

(c) The components of the access time parameter in Cacti are Bank Access time, Avg. Network Delay, and Contention Cycles. The value in this case was 189 cycles.

```
Optimal number of banks - 4
Grid organization rows x columns - 2 x 2
Average access latency to a random bank
(Bank Access time + Avg. Network Delay + Contention Cycles)- 189 cycles
Average dynamic energy/access (nJ) - 2.35767
Network frequency - 5 GHz
Cache dimension (mm x mm) - 16.3561 x 6.84994
```

Figure 2: Access time components

The bank access time can further be divided in the following manner, with the specific values being:

```
Time Components:

Data side (with Output driver) (ns): 1.73033

H-tree input delay (ns): 0.750742

Decoder + wordline delay (ns): 0.0993786

Bitline delay (ns): 0.0557184

Sense Amplifier delay (ns): 0.03

H-tree output delay (ns): 0.794494

Tag side (with Output driver) (ns): 0.829167

H-tree input delay (ns): 0.343505

Decoder + wordline delay (ns): 0.0748184

Bitline delay (ns): 0.0165114

Sense Amplifier delay (ns): 0.03

Comparator delay (ns): 0.03
```

Figure 3: Bank time components

(d) For the Data Array, the dynamic power consumed was 0.299086 nJ, while leakage power consumed was 9200.46 mW. For the Tag Array, the dynamic power consumed was 0.00443067 nJ, while leakage power consumed was 482.168 mW.

```
ower Components:
Data array: Total dynamic read energy/access (nJ): 0.299086
        Total leakage read/write power all banks at maximum frequency (mW): 9200.46

Total energy in H-tree (that includes both address and data transfer) (nJ): 0.268346

Decoder (nJ): 0.000418295
         Wordline (nJ): 0.000845348
         Bitline mux & associated drivers (nJ): 0.000385224
         Sense amp mux & associated drivers (nJ): 0.000466887
         Bitlines (nJ): 0.024646
Sense amplifier energy (nJ): 0.00055296
         Sub-array output driver (nJ): 0.00296301
         ray: Total dynamic read energy/access (nJ): 0.00443067
Total leakage read/write power all banks at maximum frequency (mW): 482.168
 Tag array:
         Total energy in H-tree (nJ): 0.00234163
Decoder (nJ): 7.90318e-05
         Wordline (nJ): 0.000190553
         Bitline mux & associated drivers (nJ): 9.31938e-05
         Sense amp mux & associated drivers (nJ): 5.42713e-05
         Bitlines (nJ): 0.00121808
         Sense amplifier energy (nJ): 0.00020736
Sub-array output driver (nJ): 0.000138371
```

Figure 4: Power usage by Data and Tag Arrays

(e) The cache has an area of 112.030125584 mm<sup>2</sup> as can be seen from the following screenshot.

```
Optimal number of banks - 4
Grid organization rows x columns - 2 x 2
Average access latency to a random bank
(Bank Access time + Avg. Network Delay + Contention Cycles)- 189 cycles
Average dynamic energy/access (nJ) - 2.35767
Network frequency - 5 GHz
Cache dimension (mm x mm) - 16.3561 x 6.84994
```

Figure 5: Area of Cache

(f) The architecture of a 4 bank, 2-way Set Associative, 64B line size, 16KB cache is:




Figure 6: Architecture of Cache

The number of bytes/block is called the block size, which is 64B over here. The blocks/set is the associativity of the cache, which is 2 here, while the number of sets is 32.

## The cache.cfg file associated with this experiment is:

```
//-size (bytes) 4096
1
    //-size (bytes) 16000
3
    //-size (bytes) 1048576
    //-size (bytes) 2097152
4
5
    //-size (bytes) 4194304
    //-size (bytes) 8388608
6
    //-size (bytes) 16777216
7
8
    //-size (bytes) 33554432
    //-size (bytes) 134217728
9
10
    -size (bytes) 67108864
11
    //-size (bytes) 1073741824
12
   //-block size (bytes) 8
13
    //-block size (bytes) 128
    -block size (bytes) 64
14
15
    // To model Fully Associative cache, set associativity to zero
16
    //- associativity 0
17
18
    -associativity 2
    //- associativity 4
19
20
    //-associativity 8
    //- associativity 16
21
22
23
   -read-write port 1
24
   -\mathrm{exclusive} read port 0
25
   -exclusive write port 0
26
    -single ended read ports 0
27
   // Multiple banks connected using a bus
28
29
    -UCA bank count 1
   // The following is the parameter that takes care of the X-nm process node technology
30
   // 32 nm
31
32
    -technology (u) 0.032
   // 45 nm //-technology (u) 0.045
33
34
35
    // 68 nm
    //-technology (u) 0.068
36
   // 90 nm
37
    //-technology (u) 0.090
38
39
    // Bus width include data bits and address bits regired by the decoder
40
    //-output/input bus width 16
41
42
    -output/input bus width 256
43
44
   // 300-400 in steps of 10
    operating temperature (K) 350
45
46
47
   // to model special structure like branch target buffers, directory, etc.
    // change the tag size parameter
// if you want cacti to calculate the tagbits, set the tag size to "default"
48
49
    -tag size (b) "default"
50
51
    //-tag size (b) 45
52
    // fast - data and tag access happen in parallel
54
    //\ sequential-\ data\ array\ is\ accessed\ after\ accessing\ the\ tag\ array
    // normal - data array lookup and tag access happen in parallel
55
   //
                 final\ data\ block\ is\ broadcasted\ in\ data\ array\ h-tree
56
    // after getting the signal from the tag array //-access mode (normal, sequential, fast) - "fast"
57
58
    -access mode (normal, sequential, fast) - "normal"
59
   //-access mode (normal, sequential, fast) - "sequential"
60
61
    //NOTE: CACTI 5.0 assumes SRAM tags for a DRAM cache
62
63
    //-cache type (SRAM - only data array <ex:register files, buffers etc.>, SRAM_CACHE - tag {\mathfrak C}
        data array, DRAM_CACHE) - "SRAM"
    -cache type (SRAM - only data array <ex:register files, buffers etc.>, SRAM.CACHE - tag & data
64
         array , DRAM.CACHE) - "SRAM.CACHE"
    /\!/\!-cache\ type\ (S\!R\!A\!M-\ only\ data\ array\ <\!ex:register\ files\ ,\ buffers\ etc.\!>,\ S\!R\!A\!M\!\_\!C\!A\!C\!H\!E-\ tag\ \mathcal{C}
65
        data array, DRAM_CACHE) - "DRAM_CACHE"
66
    // DESIGN OBJECTIVE for UCA (or banks in NUCA)
67
    -design objective (weight delay, dynamic power, leakage power, cycle time, area) 100:100:0:00:0
68
69
    // Percentage deviation from the minimum value
70
```

```
// Ex: A deviation value of 10:1000:1000:1000:1000 will try to find an organization
    // that com mises at most 10% delay.
    // NOTE: Try reasonable values for % deviation. Inconsistent deviation // percentage values will not produce any valid organizations. For example,
74
    // 0:0:100:100:100 will try to identify an organization that has both
 75
     // least delay and dynamic power. Since such an organization is not possible, CACTI will // throw an error. Refer CACTI-6 Technical report for more details
 76
77
 78
     -deviate (delay, dynamic power, leakage power, cycle time, area)
         20:100000:100000:100000:1000000
79
 80
     // Objective for NUCA
     -NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area)
 81
         100:100:0:0:0
 82
     -NUCAdeviate (delay, dynamic power, leakage power, cycle time, area)
         10:10000:10000:10000:10000
83
     // Set optimize tag to ED or ED^2 to obtain a cache configuration optimized for
84
    // energy-delay or energy-delay sq. product
 85
 86
     // Note: Optimize tag will disable weight or deviate values mentioned above
     // Set it to NONE to let weight and deviate values determine the
 87
 88
     // appropriate cache configuration
     //- Optimize ED or ED^2 (ED, ED^2, NONE): "ED"
//- Optimize ED or ED^2 (ED, ED^2, NONE): "ED^2"
 89
90
     -Optimize ED or ED^2 (ED, ED^2, NONE): "NONE"
91
 92
93
94
     //-Cache model (NUCA, UCA) - "UCA"
95
     -Cache model (NUCA, UCA) - "NUCA"
96
     /\!/ \ \textit{In order for CACTI to find the optimal NUCA bank value the following}
98
     // variable should be assigned 0.
99
     -NUCA bank count 4
100
101
102
     // NOTE: for nuca network frequency is set to a default value of
     // 5GHz in time.c. CACTI automatically
103
    // calculates the maximum possible frequency and downgrades this value if necessary
104
105
     // By default CACTI considers both full-swing and low-swing
106
107
     // wires to find an optimal configuration. However, it is possible to
     // restrict the search space by changing the signalling from "default" to // "fullswing" or "lowswing" type.
108
109
     -wire signalling (fullswing, lowswing, default) - "default"
110
111
     //-wire signalling (fullswing, lowswing, default) - "lowswing"
112
113
     // Contention in network (which is a function of core count and cache level) is one of
     // the critical factor used for deciding the optimal bank count value
114
115
     // core count can be 4, 8, or 16
     //-Core count 4
116
     -Core count 8
117
118
     //-Core count 16
     -Cache level (L2/L3) - "L2"
119
120
    -Print level (DETAILED, CONCISE) - "DETAILED"
121
    //-Print level (DETAILED, CONCISE) - "CONCISE"
```

# Question 2 [GEM5]

Use any two applications from the SPLASH2 benchmarks for this experiment. Run both the benchmarks in SE and FS modes. Use a 4 core ALPHA processor with 64KB private L1 and 2 MB shared NUCA L2. Any other details required may be suitably assumed. Fill a table with the following results from the simulation runs.

- (a) CPI.
- (b) Miss rate of L1 and L2 caches.
- (c) Branch misprediction rate.

## **Solution:**

MODE	FS MODE	FS MODE	FS MODE	SE MODE	SE MODE	SE MODE
Algorithm	FFT	LUN	RADIX	FFT	LUN	RADIX
CPI	1984473	7995847	638312311	1985109	7996112	638256984
Misrate of cache	0.006	0.0423	0.0182	0.0063	0.045	0.0063
Branch misprediction rate	7.23%	6%	13.30%	7.41%	6.15%	13.50%

# Question 3 [Booksim]


Use two versions of the Booksim simulator: Booksim1 and Booksim2. Per graph, plot two results from each simulator. On the Y-axis, plot the average packet latency varying over injection rate (flits/node/cycle). Draw the architecture of each of the networks before presenting the results in the report.

- (a) 64 node Butterfly network.
- (b)  $8 \times 8$  2D Mesh.
- (c)  $8 \times 8$  2D Torus.
- (d) 64 node Concentrated Mesh (C-Mesh).


## **Solution:**

The architecture of each of the networks is as depicted:


(a) 64 node Butterfly network.




# (b) $8 \times 8$ **2D** Mesh.



# (c) $8 \times 8$ **2D Torus.**



# $(\ensuremath{\mathrm{d}})$ 64 node Concentrated Mesh (C-Mesh).



Presented hereon, are the graphs obtained by running the Booksim simulator available here:




Figure 7: 64 Node Butterfly Booksim 1




Figure 8: 64 Node Butterfly Booksim 2



Figure 9: 2D Mesh Booksim 1




Figure 10: 2D Mesh Booksim 2




Figure 11: 2D Torus Booksim 1




Figure 12: 2D Torus Booksim 2




Figure 13: 64 Node C-Mesh Booksim 1




Figure 14: 64 Node C-Mesh Booksim 2

# Question 4 [McPAT]

For the processor on your laptop/smartphone generate two pie-charts: (1) Individual component Power consumption, (2) Individual component area. Modify the relevant XML file and present the table of parameters that you have modified in the input XML files. These parameters can be obtained from the datasheet of your processor.

### Solution:

57

The data sheet of the processor we use is available here. Our machine has been listed as having a 12 way set associative cache, but that is flagged as a wrong input in McPat. So the set associativity is assumed to be 16 and the simulation conducted.

The output that we obtain from running the simulation for our processor is:

```
McPAT (version 1.3 of Feb, 2015) is computing the target processor...
1
2
3
   McPAT (version 1.3 of Feb, 2015) results (current print level is 2, please increase print
4
        level to see the details in components):
5
      Technology 22 nm
6
7
      Using Long Channel Devices When Appropriate
8
      Interconnect metal projection= aggressive interconnect technology projection
9
      Core clock Rate(MHz) 800
10
    ***********************************
11
12
   Processor:
13
      Area = 53.7977 \text{ mm}^2
      Peak Power = 1268.96 \text{ W}
14
15
      Total\ Leakage\,=\,1223.81\ W
16
      Peak Dynamic = 45.154 W
      Subthreshold Leakage = 1223.69 \text{ W}
17
      Subthreshold Leakage with power gating = 270.849 W
18
19
      Gate Leakage = 0.115284 W
      Runtime Dynamic = 18.9517 \text{ W}
20
21
22
      Total Cores: 2 cores
23
      Device Type= ITRS low operating power device type
24
        Area = 46.4116 \text{ mm}^2
25
        Peak\ Dynamic\,=\,43.1819\ W
26
        Subthreshold Leakage = 1222.28 \text{ W}
27
        Subthreshold Leakage with power gating = 270.077 \text{ W}
28
        \mathrm{Gate\ Leakage}\,=\,0.114317\ \mathrm{W}
29
        Runtime Dynamic = 18.1601 W
30
31
      Total L3s:
32
      Device Type= ITRS high performance device type
        Area = 6.70741 \text{ mm}^2
33
34
        Peak\ Dynamic\,=\,0.533555\ W
35
        Subthreshold Leakage = 1.33954 W
36
        Subthreshold Leakage with power gating = 0.736577~\mathrm{W}
        Gate\ Leakage\ =\ 0.000772985\ W
37
38
        Runtime Dynamic = 0.114641 W
39
40
      Total NoCs (Network/Bus):
      Device Type= ITRS low operating power device type
41
42
        Area = 0.678706 \text{ mm}^2
43
        Peak Dynamic = 1.43853 W
        Subthreshold Leakage = 0.0775544 \text{ W}
44
        Subthreshold Leakage with power gating = 0.0348995 \text{ W}
45
        Gate Leakage = 0.000193836 W
46
47
        Runtime Dynamic = 0.676954 W
48
49
    ***********************************
50
51
          Area = 23.2058 \text{ mm}^2
          Peak Dynamic = 21.591 \text{ W}
52
53
          Subthreshold Leakage = 611.139 \text{ W}
54
          Subthreshold Leakage with power gating = 135.039 W
55
          Gate Leakage = 0.0571584 \text{ W}
          Runtime Dynamic = 18.1601 W
```

```
58
           Instruction Fetch Unit:
             Area = 1.66719 \text{ mm}^2
59
60
             Peak Dynamic = 0.907901 W
61
             Subthreshold Leakage = 110.908 W
62
             Subthreshold Leakage with power gating = 25.8079 \text{ W}
63
             Gate Leakage = 0.0103333 W
             Runtime Dynamic = 1.62892 W
64
65
66
           Renaming Unit:
             Area = 0.814187 \text{ mm}^2
67
             Peak Dynamic = 2.45696 W
68
69
             Subthreshold Leakage = 72.704~\mathrm{W}
70
             Subthreshold Leakage with power gating = 15.7724 \text{ W}
             Gate Leakage = 0.00902435 \text{ W}
71
72
             Runtime Dynamic = 4.72177 W
73
           Load Store Unit:
74
75
             Area = 1.23174 \text{ mm}^2
76
             Peak Dynamic = 0.805525 \text{ W}
             Subthreshold Leakage = 85.5795 W
77
78
             Subthreshold Leakage with power gating = 18.752 W
79
             Gate Leakage = 0.00961086 \text{ W}
80
             Runtime Dynamic = 1.46138 W
81
82
           Memory Management Unit:
             Area = 0.806636 \text{ mm}^2
83
             Peak Dynamic = 1.45602 \text{ W}
84
             Subthreshold Leakage = 73.8247 \text{ W}
85
             Subthreshold Leakage with power gating = 15.9461 W
86
             Runtime Dynamic = 2.97498 W
87
88
89
           Execution Unit:
             Area = 13.7949 \text{ mm}^2
90
91
             Peak Dynamic = 14.1981 \text{ W}
             Subthreshold Leakage = 133.725 \text{ W}
92
             Subthreshold Leakage with power gating = 29.3968 W
93
             Runtime Dynamic = 6.83373 \text{ W}
94
95
         L2
96
97
         Area = 1.57142 \text{ mm}^2
         Peak Dynamic = 1.76641 W
98
         Subthreshold Leakage = 2.46711 \text{ W}
99
100
         Subthreshold Leakage with power gating = 0.866448 W
101
         Gate Leakage = 0.000574075 W
102
         Runtime Dynamic = 1.07871 W
103
104
    ***********************************
105
          L3
           Area = 6.70741 \text{ mm}^2
106
           Peak\ Dynamic\,=\,0.533555\ W
107
108
           Subthreshold Leakage = 1.33954 \text{ W}
           Subthreshold Leakage with power gating = 0.736577~\mathrm{W}
109
           \mathrm{Gate\ Leakage}\,=\,0.000772985\;\mathrm{W}
110
111
           Runtime Dynamic = 0.114641 W
112
113
            **************************
114
    BUSES
           Area = 0.678706 \text{ mm}^2
115
116
           Peak Dynamic = 1.43853 \text{ W}
117
           Subthreshold Leakage = 0.0775544 W
           Subthreshold Leakage with power gating = 0.0348995 W
118
           Gate Leakage = 0.000193836 W
119
120
           Runtime Dynamic = 0.676954 W
121
122
           Bus:
123
             Area = 0.678706 \text{ mm}^2
124
             Peak Dynamic = 1.43853 W
125
             Subthreshold Leakage = 0.0775544 W
             Subthreshold Leakage with power gating = 0.0348995~\mathrm{W}
126
127
             Gate Leakage = 0.000193836 W
             Runtime Dynamic = 0.676954 W
128
129
130
    ******************************
```

The parameters that we have modified as given by diff are:


 $1 \quad 19\,, 20\,c19\,, 20$ 

```
<param name="core_tech_node" value="22"/><!-- nm --->
   <
3
            <param name="target_core_clockrate" value="1600"/><!--MHz --->
   <
4
   >
            <param name="core_tech_node" value="65"/><!-- nm --->
5
            <param name="target_core_clockrate" value="3400"/><!--MHz --->
6
   >
7
   24c24
            <param name="device_type" value="2"/><!--0: HP(High Performance Type); 1: LSTP(Low</pre>
8
   <
       standby power) 2: LOP (Low Operating Power) -->
9
            <param name="device_type" value="0"/><!--0: HP(High Performance Type); 1: LSTP(Low</pre>
10
   >
        standby power) 2: LOP (Low Operating Power) -->
   41 c 41
11
12
   <
                <param name="clock_rate" value="800"/>
13
                <param name="clock_rate" value="3400"/>
14
   51c51
15
16
                <param name="number_hardware_threads" value="4"/>
   <
17
18
                <param name="number_hardware_threads" value="2"/>
   67c67
19
                <param name="fp_issue_width" value="4"/>
20
   <
21
                <param name="fp_issue_width" value="2"/>
22
23
   72 c 72
24
                <param name="pipelines_per_core" value="19,14"/>
   <
25
26
                <param name="pipelines_per_core" value="1,1"/>
27
   77c77
                <param name="ALU_per_core" value="4"/>
28
   <
29
                <param name="ALU_per_core" value="6"/>
30
31
    79 c 79
                <param name="MUL_per_core" value="2"/>
32
   <
33
                <param name="MUL_per_core" value="1"/>
34
35
   237c237
                    <param name="number_entries" value="64"/><!--dual threads-->
36
   <
37
                    <param name="number_entries" value="128"/><!--dual threads--->
38
39
   265c265
                    <param name="Dir_config" value="64000,64,8,1,100,100, 8"/>
40
   <
41
42
                    <param name="Dir_config" value="4096,2,0,1,100,100, 8"/>
   267 c 267
43
                    <param name="buffer_sizes" value="128, 128, 128, 128"/>
44
   <
45
                    <param name="buffer_sizes" value="8, 8, 8, 8"/>
46
47
   308c308
                    <param name="L2_config" value="512000,64, 8, 8, 8, 23, 32, 1"/>
48
   <
49
50
                    <param name="L2_config" value="1048576,32, 8, 8, 8, 23, 32, 1"/>
   310 c310
51
                    <param name="buffer_sizes" value="64, 64, 64, 64"/>
52
   <
53
                    <param name="buffer_sizes" value="16, 16, 16, 16"/>
54
55
   328 c328
                    <param name="L3_config" value="3000000,64,16, 8, 16, 100,1"/>
56
   <
57
                    <param name="L3_config" value="16777216,64,16, 16, 16, 100,1"/>
58
59
   336 c 336
                    <param name="buffer_sizes" value="32, 32, 32, 32"/>
60
   <
61
                    <param name="buffer_sizes" value="16, 16, 16, 16"/>
62
63
    381,382\,c381,382
64
                <param name="type" value="1"/> <!-- 1: low power; 0 high performance --->
   <
                <param name="mc_clock" value="1600"/><!--DIMM IO bus clock rate MHz-->
65
   <
66
                <param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
67
                <param name="mc_clock" value="200"/><!--DIMM IO bus clock rate MHz-->
68
    395 c 395
69
                <param name="databus_width" value="256"/>
70
   <
71
                <param name="databus_width" value="128"/>
72
   411c411
73
74
                <param name="clockrate" value="833"/>
   <
75
```


```
<param name="clockrate" value="350"/>
76
   425\,\mathrm{c}425
77
                 <param name="type" value="1"/> <!-- 1: low power; 0 high performance -->
78
   <
79
                 <param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
80 >
81
   431 \, \mathrm{c} \, 431
                 <param name="num_channels" value="32"/> <!-- 2 ,4 ,8 ,16 ,32 -->
82
   <
83
                 <param name="num_channels" value="8"/> <!-- 2 ,4 ,8 ,16 ,32 -->
```

The corresponding graphs for the individual power consumption and individual area are:


## **Individual Core Component Areas**




## Individual Core Peak Dynamic



# **Individual Processor Component Areas**



# **Individual Processor Peak Dynamic**



# Question 5 [ORION]

Estimate power and area of standard on-chip network routers. Present the area and power results of the following runs.

- The default values from SIM port.h file.
- A Router implemented on 45nm technology, running at 0.9V, built with HVT transistors.
- The default router with 6 input ports, 6 output ports, 128 bit flit width.

## **Solution:**

The power and area of the on chip network routers in the scenarios are:

• Default values of SIM\_port.h

Figure 15: Default run

### The associated SIM\_port.h file:

```
1
  *Unit :
3
      voltage : V
4
      frequency : Hz
5
6
   ************************
  #ifndef _SIM_PORT_H
8
  #define _SIM_PORT_H
9
   /* Technology related parameters */
10
  #define PARM_TECH_POINT
                          65
11
12
  #define PARM_TRANSISTOR_TYPE NVT
                                 /* transistor type, HVT, NVT, or LVT */
  #define PARM_Vdd
13
                           1.0
                           0.746e9
  #define PARM_Freq
14
  #define PARM_VDD_V
                           PARM_Vdd
  #define PARM_FREQ_Hz
16
                           PARM_Freq
  #define PARM_tr
17
18
19
  /* router module parameters */
20
   /* general parameters */
  #define PARM_in_port
                            /* # of router input ports */
```

```
22 #define PARM_cache_in_port
                                    /* # of cache input ports */
   #define PARM_mc_in_port
                                    /* # of memory controller input ports */
23
                                0
   #define PARM_io_in_port
                                    /* # of I/O device input ports */
24
                                0
   #define PARM_out_port
25
26
   #define PARM_cache_out_port 0
                                    /* # of cache output ports */
27
   #define PARM_mc_out_port
                                0
                                    /* # of memory controller output ports */
   #define PARM_io_out_port
                                    /* # of I/O device output ports */
28
                                0
29
   #define PARM_flit_width
                                    /* flit width in bits */
30
31
    /st virtual channel parameters st/
   #define PARM_v_class
                                    /* # of total message classes */
   #define PARM_v_channel
                                     /\!\!\!/* # of virtual channels per virtual message class*/
33
                                    /* # of cache port virtual classes */
34
   #define PARM_cache_class
                                0
   #define PARM_mc_class
35
                                0
                                    /* # of memory controller port virtual classes */
   #define PARM_io_class
                                    /* # of I/O device port virtual classes */
36
37
    /* ?? */
   #define PARM_in_share_buf
38
                                    /* do input virtual channels physically share buffers? */
   #define PARM_out_share_buf 0
                                    /* do output virtual channels physically share buffers? */
39
40
    /* ?? */
   #define PARM_in_share_switch
                                        /* do input virtual channels share crossbar input ports?
41
       */
42
   #define PARM_out_share_switch
                                    1
                                        /* do output virtual channels share crossbar output ports?
        */
43
44
    /* crossbar parameters */
   #define PARM_crossbar_model TRISTATE_CROSSBAR
                                                   /* crossbar model type MATRIX_CROSSBAR,
45
       MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0)*/
   #define PARM_crsbar_degree 4
                                                     /* crossbar mux degree */
46
                                TRISTATE_GATE
47
   #define PARM_connect_type
                                                     /* crossbar connector type */
   #define PARM_trans_type
48
                                NP_GATE
                                                     /*\ crossbar\ transmission\ gate\ type\ */
   #define PARM_crossbar_in_len
                                    0
                                                     /* crossbar input line length, if known */
49
                                                     /* crossbar output line length, if known */
50
   #define PARM_crossbar_out_len
                                    0
   #define PARM_xb_in_seg
51
                                    0
52
   #define PARM_xb_out_seg
                                    0
    /* HACK HACK HACK */
53
   #define PARM_exp_xb_model
                                SIM_NO_MODEL
                                              /* the other parameter is MATRIX_CROSSBAR */
54
   #define PARM_exp_in_seg
55
                                2
56
   #define PARM_exp_out_seg
                                2
57
    /* input buffer parameters */
58
   #define PARM_in_buf
59
                                         /* have input buffer? */
   #define PARM_in_buf_set
60
                                         /* # of read ports */
   #define PARM_in_buf_rport
61
                                            /* buffer model type, SRAM or REGISTER*/
   #define PARM_in_buffer_type REGISTER
62
63
64
   #define PARM_cache_in_buf
   #define PARM_cache_in_buf_set
65
66
   #define PARM_cache_in_buf_rport 0
67
   #define PARM_mc_in_buf
68
                                    0
69
   #define PARM_mc_in_buf_set
                                    0
   #define PARM_mc_in_buf_rport
70
                                    0
71
                                    0
72
   #define PARM_io_in_buf
   #define PARM_io_in_buf_set
73
                                    0
   #define PARM_io_in_buf_rport
74
                                    0
75
    /* output buffer parameters */
76
   #define PARM_out_buf
                                    0
77
   #define PARM_out_buf_set
                                    2
78
   #define PARM_out_buf_wport
79
                                    1
   #define PARM_out_buffer_type
                                                 /*buffer model type, SRAM or REGISTER*/
                                    SRAM
81
82
    /* central buffer parameters */
83
   #define PARM_central_buf
                                        /* have central buffer? */
   #define PARM_cbuf_set
                                2560
84
                                        /* # of rows */
   #define PARM_cbuf_rport
                                2
                                         /* # of read ports */
85
                                         /* # of write ports */
   #define PARM_cbuf_wport
86
   #define PARM_cbuf_width
                                4
                                         /* # of flits in one row */
87
   #define PARM_pipe_depth
                                    /* # of banks */
88
                                4
89
90
    /* array parameters shared by various buffers */
   #define PARM_wordline_model CACHE_RW_WORDLINE
91
   #define PARM_bitline_model RW_BITLINE
92
   #define PARM_mem_model
                                NORMAL MEM
93
   #define PARM_row_dec_model GENERIC_DEC
```

```
#define PARM_row_dec_pre_model SINGLE_OTHER
    #define PARM_col_dec_model SIM_NO_MODEL
96
    #define PARM_col_dec_pre_model SIM_NO_MODEL
97
    #define PARM_mux_model
                               SIM_NO_MODEL
98
                               REG_OUTDRV
99
    #define PARM_outdrv_model
100
    101
102
103
    #define PARM_data_end
                                   GENERIC_AMP
    #define PARM_amp_model
104
    #define PARM_bitline_pre_model EQU_BITLINE
105
    //#define PARM_data_end
106
                                   1
107
    //\#define\ PARM\_amp\_model
                                   SIM_NO_MODEL
108
    //\#define\ PARM\_bitline\_pre\_model
                                      SINGLE\_OTHER
109
110
    /* switch allocator arbiter parameters */
    #define PARM_sw_in_arb_model
                                 RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER,
111
         RR\_ARBITER, QUEUE\_ARBITER*/
112
    #define PARM_sw_in_arb_ff_model NEG_DFF
                                                   /* input side arbiter flip-flop model type */
    #define PARM_sw_out_arb_model RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
113
        */
114
    #define PARM_sw_out_arb_ff_model
                                       NEG_DFF
                                                    /* output side arbiter flip-flop model type */
115
116
     /* virtual channel allocator arbiter parameters
117
    #define PARM_vc_allocator_type TWO_STAGE_ARB
                                                   /*vc allocator type, ONE_STAGE_ARB,
        TWO\_STAGE\_ARB, \ VC\_SELECT*/
    #define PARM_vc_in_arb_model
                                   118
         MATRIX\_ARBITER, RR\_ARBITER, QUEUE\_ARBITER*/
                                                    /{*}\ input\ side\ arbiter\ flip-flop\ model\ type\ */
119
    #define PARM_vc_in_arb_ff_model
                                      NEG_DFF
    #define PARM_vc_out_arb_model
                                   RR_ARBITER
                                                /*output side arbiter model type (for both
        ONE.STAGE.ARB and TWO.STAGE.ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121
    #define PARM_vc_out_arb_ff_model
                                      NEG DEF
                                                   /* output side arbiter flip-flop model type */
                                                    /* vc_select buffer type, SRAM or REGISTER */
122
    #define PARM_vc_select_buf_type
                                       REGISTER
123
    /*link wire parameters*/
124
    #define WIRE_LAYER_TYPE
125
                                   GLOBAL /* wire layer type, INTERMEDIATE or GLOBAL*/
    #define PARM_width_spacing
                                   DWIDTH_DSPACE /* choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
126
        DWIDTH_SSPACE, DWIDTH_DSPACE*/
    #define PARM_buffering_scheme
                                   MIN_DELAY
                                                    /* choices are MIN_DELAY, STAGGERED */
127
128
    #define PARM_shielding
                                   FALSE
                                                   /* choices are TRUE, FALSE */
129
    /*clock power parameters*/
130
131
    #define PARM_pipeline_stages
                                           /*number of pipeline stages*/
132
    #define PARM_H_tree_clock
                                            /*1 means calculate H_tree_clock power, 0 means not
        calculate H_tree_clock*/
    #define PARM_router_diagonal
133
                                    442
                                           /*router diagonal in micro-meter */
134
135
     /* RF module parameters */
    #define PARM_read_port 1
136
    #define PARM_write_port 1
137
138
    #define PARM_n_regs 64
139
    #define PARM_reg_width
140
141
    #define PARM_ndwl
    #define PARM_ndbl
142
                       1
    #define PARM_nspd
143
144
    #define PARM_POWER_STATS
145
146
   #endif /* _SIM_PORT_H */
147
```

#### • HVT Transistors

Figure 16: 45nm technology

## The associated SIM\_port.h file:

```
/************************
1
2
   *Unit:
3
   * voltage: V
4
       frequency : Hz
5
6
   7
   #ifndef _SIM_PORT_H
8
   #define _SIM_PORT_H
9
10
  /* Technology related parameters */
11
   #define PARM_TECH_POINT
                               45
   #define PARM_TRANSISTOR_TYPE HVT
                                      /* transistor type, HVT, NVT, or LVT */
12
  #define PARM_Vdd
                               0.9
13
14 #define PARM_Freq
                                0.746e9
                               PARM_Vdd
15 #define PARM_VDD_V
16 #define PARM_FREQ_Hz
                               PARM_Freq
  #define PARM_tr
17
18
   /* router module parameters */
19
   /* general parameters */
20
21
   #define PARM_in_port
                                  /* # of router input ports */
22 #define PARM_cache_in_port 0
                                 /* # of cache input ports */
                                 /* # of memory controller input ports */
23 #define PARM_mc_in_port 0
   #define PARM_io_in_port
                              0
                                  /* # of I/O device input ports */
24
25
  #define PARM_out_port
                              3
26
   #define PARM_cache_out_port 0 /* # of cache output ports */
                            0 /* # of memory controller output ports */
0 /* # of I/O device output ports */
16 /* flit width in bits */
   #define PARM_mc_out_port 0
27
   #define PARM_io_out_port
28
29
   #define PARM_flit_width
30
    /*\ virtual\ channel\ parameters\ */
31
32 #define PARM_v_class 1
                                 /* # of total message classes */
                                 /* # of virtual channels per virtual message class*/
/* # of cache port virtual classes */
33 #define PARM_v_channel
                              7
   #define PARM_cache_class
34
                             0
35 #define PARM_mc_class
                                 /* # of memory controller port virtual classes */
36 #define PARM_io_class
                             0 /* # of I/O device port virtual classes */
37
   /* ?? */
38 #define PARM_in_share_buf 0 /* do input virtual channels physically share buffers? */
39 #define PARM_out_share_buf 0 /* do output virtual channels physically share buffers? */
40
   /* ?? */
```

```
#define PARM_in_share_switch
                                         /* do input virtual channels share crossbar input ports?
    #define PARM_out_share_switch
                                         /* do output virtual channels share crossbar output ports?
         */
43
44
    /* crossbar parameters */
    #define PARM_crossbar_model TRISTATE_CROSSBAR /* crossbar model type MATRIX_CROSSBAR,
45
        MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0)*/
                                                      /* crossbar mux degree */
46
    #define PARM_crsbar_degree 4
    #define PARM_connect_type
                                 TRISTATE_GATE
                                                     /* crossbar connector type */
47
   #define PARM_trans_type
                                 NP_GATE
                                                     /* crossbar transmission gate type */
    #define PARM_crossbar_in_len
                                                      /* crossbar input line length, if known */
                                     0
49
50
    #define PARM_crossbar_out_len
                                     0
                                                      /* crossbar output line length, if known */
    #define PARM_xb_in_seg
51
                                     0
    #define PARM_xb_out_seg
                                     0
52
    /* HACK HACK HACK */
53
54
   #define PARM_exp_xb_model
                                 SIM_NO_MODEL /* the other parameter is MATRIX_CROSSBAR */
    #define PARM_exp_in_seg
55
                                 2
56
    #define PARM_exp_out_seg
                                 2
57
58
    /* input buffer parameters */
59
    #define PARM_in_buf
                                         /* have input buffer? */
    #define PARM_in_buf_set
60
                                 2
61
    #define PARM_in_buf_rport
                                 1
                                         /* # of read ports */
62
    #define PARM_in_buffer_type REGISTER
                                            /* buffer model type, SRAM or REGISTER*/
63
    #define PARM_cache_in_buf
64
65
    #define PARM_cache_in_buf_set
    #define PARM_cache_in_buf_rport 0
66
67
    #define PARM_mc_in_buf
                                     n
68
69
    #define PARM_mc_in_buf_set
                                     0
    #define PARM_mc_in_buf_rport
70
71
    #define PARM_io_in_buf
                                     0
72
73
    #define PARM_io_in_buf_set
                                     0
    #define PARM_io_in_buf_rport
74
                                     0
75
    /* output buffer parameters */
76
77
    #define PARM_out_buf
                                     O
78
    #define PARM_out_buf_set
    #define PARM_out_buf_wport
79
                                     1
    {\bf \#define}\ {\tt PARM\_out\_buffer\_type}
80
                                     SRAM
                                                 /*buffer model type, SRAM or REGISTER*/
81
     /* central buffer parameters */
82
   #define PARM_central_buf
83
                                         /* have central buffer? */
    #define PARM_cbuf_set
                                 2560
84
                                         /* # of rows */
85
    #define PARM_cbuf_rport
                                 2
                                         /* # of read ports */
                                         /* # of write ports */
    #define PARM_cbuf_wport
86
    #define PARM_cbuf_width
                                 4
                                         /* # of flits in one row */
87
88
    #define PARM_pipe_depth
                                 4
                                     /* # of banks */
89
90
    /* array parameters shared by various buffers */
    #define PARM_wordline_model CACHE_RW_WORDLINE
91
    #define PARM_bitline_model RW_BITLINE
92
93
    #define PARM_mem_model
                                NORMALMEM
94
    #define PARM_row_dec_model GENERIC_DEC
95
    #define PARM_row_dec_pre_model SINGLE_OTHER
    #define PARM_col_dec_model SIM_NO_MODEL
96
97
    #define PARM_col_dec_pre_model SIM_NO_MODEL
    #define PARM_mux_model
                                SIM NO MODEL
98
99
   #define PARM_outdrv_model
                                REG_OUTDRY
100
101
    /* these 3 should be changed together */
102
    /* use double-ended bitline because the array is too large */
    #define PARM_data_end
103
                                     2
104
    #define PARM_amp_model
                                     GENERIC_AMP
    #define PARM_bitline_pre_model EQU_BITLINE
105
106
   //#define PARM_data_end
                                     1
107
    //\#define\ PARM\_amp\_model
                                     SIM_NO_MODEL
    //#define PARM_bitline_pre_model SINGLE_OTHER
108
109
    /* switch allocator arbiter parameters */
110
    #define PARM_sw_in_arb_model RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER ,
111
         RR\_ARBITER, QUEUE\_ARBITER*/
    #define PARM_sw_in_arb_ff_model NEG_DFF
                                                     /* input side arbiter flip-flop model type */
```

```
RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
   #define PARM_sw_out_arb_model
    #define PARM_sw_out_arb_ff_model
                                         NEG_DFF
                                                     /* output side arbiter flip-flop model type */
114
115
116
    /* virtual channel allocator arbiter parameters */
    #define PARM_vc_allocator_type
                                    TWO_STAGE_ARB
                                                     /*vc allocator type, ONE_STAGE_ARB,
117
        TWO_STAGE_ARB, VC_SELECT*/
    #define PARM_vc_in_arb_model
                                     RR_ARBITER /*input side arbiter model type for TWO_STAGE_ARB.
         MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER*/
    #define PARM_vc_in_arb_ff_model
                                        NEG_DFF
                                                     /* input side arbiter flip-flop model type */
119
    #define PARM_vc_out_arb_model
                                     RR_ARBITER
                                                  /*output side arbiter model type (for both
        ONE_STAGE_ARB and TWO_STAGE_ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121
    #define PARM_vc_out_arb_ff_model
                                        NEG_DFF
                                                     /* output side arbiter flip-flop model type */
                                                     /* vc\_select buffer type, SRAM or REGISTER */
122
    #define PARM_vc_select_buf_type
                                         REGISTER
123
124
    /*link wire parameters*/
    #define WIRE_LAYER_TYPE
                                     GLOBAL /* wire layer type, INTERMEDIATE or GLOBAL*/
125
                                     DWIDTH_DSPACE /* choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
    #define PARM_width_spacing
126
        DWIDTH_SSPACE, DWIDTH_DSPACE*/
127
    #define PARM_buffering_scheme
                                     MIN_DELAY
                                                     /* choices are MIN_DELAY, STAGGERED */
    #define PARM_shielding
                                     FALSE
128
                                                     /* choices are TRUE, FALSE */
129
    /*clock power parameters*/
130
131
    #define PARM_pipeline_stages
                                             /*number of pipeline stages*/
132
    #define PARM_H_tree_clock
                                             /*1 means calculate H_tree_clock power, 0 means not
        calculate\ H\_tree\_clock*/
133
    #define PARM_router_diagonal
                                     442
                                             /*router diagonal in micro-meter */
134
135
    /* RF module parameters */
    #define PARM_read_port 1
136
    #define PARM_write_port 1
137
138
    #define PARM_n_regs 64
    #define PARM_reg_width
139
140
141
    #define PARM_ndwl
142
    #define PARM_ndbl
                        1
    #define PARM_nspd
143
144
    #define PARM_POWER_STATS
145
146
    #endif /* _SIM_PORT_H */
```

#### • 128 bit flit width

```
p[johng:-/git/hpc/A2/ORION3_0] noster(+1/-1)* 1 ./orlon_router -test test.txt
No model provided. Running basic
No model provided. Running basic
INSTSInbuffer:31578 INSTSoutbuffer:3510 INSTScrossbar:4608 INSTSswvc:16524 INSTSclkctrl:1032 Pleakage:1.59911 Pintern al:38.1683 Pswitching:19.4375 Ptotal:59.2049 INSTScutolifer:31573 INSTScutolifer:3510 INSTScrossbar:4608 INSTSswvc:16524 INSTSclkctrl:1032 Alnbuffer:147785 Aoutbuf Assw:125383 Assw:165283 Assw:16528387 Aclkctrl:1857.6 Atotal:215045
+ [johng:-/git/hpc/A2/ORION3_0] noster(+1/-1)* 1
**Assw:125287*
**Color of the provided Acceptable of the prov
```

Figure 17: 6 input and output ports

## The associated SIM\_port.h file:

```
/**********************
1
2
   *Unit:
3
   * voltage: V
4
       frequency: Hz
5
   *************************
6
7
   #ifndef _SIM_PORT_H
8
   #define _SIM_PORT_H
9
10
   /* Technology related parameters */
11
   #define PARM_TECH_POINT
                                65
   #define PARM_TRANSISTOR_TYPE NVT
                                       /* transistor type, HVT, NVT, or LVT */
12
13
   #define PARM_Vdd
                                1.0
14
   #define PARM_Freq
                                 0.746e9
15 #define PARM_VDD_V
                                PARM_Vdd
16 #define PARM_FREQ_Hz
                                PARM_Freq
17
   #define PARM_tr
18
   /* router module parameters */
19
   /* general parameters */
20
21
   #define PARM_in_port
                                   /* # of router input ports */
   #define PARM_cache_in_port 0
                                  /* # of cache input ports */
                                  /* # of memory controller input ports */
   #define PARM_mc_in_port 0
23
   #define PARM_io_in_port
                               0
                                   /* # of I/O device input ports */
24
   #define PARM_out_port
25
                               6
26
   #define PARM_cache_out_port 0 /* # of cache output ports */
                             0 /* # of memory controller output ports */
0 /* # of I/O device output ports */
128 /* flit width in bits */
   #define PARM_mc_out_port 0
27
   #define PARM_io_out_port
28
29
   #define PARM_flit_width
30
    /*\ virtual\ channel\ parameters\ */
31
  #define PARM_v_class 1
                                  /* # of total message classes */
32
                                  /* # of virtual channels per virtual message class*/
/* # of cache port virtual classes */
   #define PARM_v_channel
33
                               7
   \#define PARM\_cache\_class
34
                               0
  #define PARM_mc_class
                                  /* # of memory controller port virtual classes */
35
36 #define PARM_io_class
                              0 /* # of I/O device port virtual classes */
37
   /* ?? */
38 #define PARM_in_share_buf 0 /* do input virtual channels physically share buffers? */
39 #define PARM_out_share_buf 0 /* do output virtual channels physically share buffers? */
40
   /* ?? */
```

```
#define PARM_in_share_switch
                                         /* do input virtual channels share crossbar input ports?
    #define PARM_out_share_switch
                                         /* do output virtual channels share crossbar output ports?
         */
43
44
    /* crossbar parameters */
    #define PARM_crossbar_model TRISTATE_CROSSBAR /* crossbar model type MATRIX_CROSSBAR,
45
        MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0)*/
                                                      /* crossbar mux degree */
46
    #define PARM_crsbar_degree 4
    #define PARM_connect_type
                                 TRISTATE_GATE
                                                     /* crossbar connector type */
47
   #define PARM_trans_type
                                 NP_GATE
                                                     /* crossbar transmission gate type */
    #define PARM_crossbar_in_len
                                                      /* crossbar input line length, if known */
                                     0
49
50
    #define PARM_crossbar_out_len
                                     0
                                                      /* crossbar output line length, if known */
    #define PARM_xb_in_seg
51
                                     0
    #define PARM_xb_out_seg
                                     0
52
    /* HACK HACK HACK */
53
54
   #define PARM_exp_xb_model
                                 SIM_NO_MODEL /* the other parameter is MATRIX_CROSSBAR */
    #define PARM_exp_in_seg
55
                                 2
56
    #define PARM_exp_out_seg
                                 2
57
58
    /* input buffer parameters */
59
    #define PARM_in_buf
                                         /* have input buffer? */
    #define PARM_in_buf_set
                                 2
60
61
    #define PARM_in_buf_rport
                                 1
                                         /* # of read ports */
62
    #define PARM_in_buffer_type REGISTER
                                           /* buffer model type, SRAM or REGISTER*/
63
    #define PARM_cache_in_buf
64
65
    #define PARM_cache_in_buf_set
    #define PARM_cache_in_buf_rport 0
66
67
    #define PARM_mc_in_buf
                                     n
68
69
    #define PARM_mc_in_buf_set
                                     0
    #define PARM_mc_in_buf_rport
70
71
    #define PARM_io_in_buf
                                     0
72
73
    #define PARM_io_in_buf_set
                                     0
    #define PARM_io_in_buf_rport
74
                                     n
75
    /* output buffer parameters */
76
77
    #define PARM_out_buf
                                     O
78
    #define PARM_out_buf_set
    #define PARM_out_buf_wport
79
                                     1
80
    #define PARM_out_buffer_type
                                     SRAM
                                                 /*buffer model type, SRAM or REGISTER*/
81
     /* central buffer parameters */
82
   #define PARM_central_buf
83
                                         /* have central buffer? */
    #define PARM_cbuf_set
                                 2560
                                         /* # of rows */
84
85
    #define PARM_cbuf_rport
                                 2
                                         /* # of read ports */
                                         /* # of write ports */
    #define PARM_cbuf_wport
86
    #define PARM_cbuf_width
                                 4
                                         /* # of flits in one row */
87
88
    #define PARM_pipe_depth
                                 4
                                     /* # of banks */
89
90
    /* array parameters shared by various buffers */
    #define PARM_wordline_model CACHE_RW_WORDLINE
91
    #define PARM_bitline_model RW_BITLINE
92
93
    #define PARM_mem_model
                                NORMALMEM
94
    #define PARM_row_dec_model GENERIC_DEC
    {\it \#define} \ \ PARM\_row\_dec\_pre\_model \ \ SINGLE\_OTHER
95
    #define PARM_col_dec_model SIM_NO_MODEL
96
97
    #define PARM_col_dec_pre_model SIM_NO_MODEL
    #define PARM_mux_model
                                SIM NO MODEL
98
   #define PARM_outdrv_model
99
                                RFG_OUTDRV
100
101
    /* these 3 should be changed together */
102
    /* use double-ended bitline because the array is too large */
    #define PARM_data_end
103
                                     2
104
    #define PARM_amp_model
                                     GENERIC_AMP
    #define PARM_bitline_pre_model EQU_BITLINE
105
   //\#define\ PARM\_data\_end
106
                                     1
    //#define PARM_amp_model
107
                                     SIM_NO_MODEL
    //#define PARM_bitline_pre_model SINGLE_OTHER
108
109
    /* switch allocator arbiter parameters */
110
    #define PARM_sw_in_arb_model RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER ,
111
         RR\_ARBITER, QUEUE\_ARBITER*/
    #define PARM_sw_in_arb_ff_model NEG_DFF
                                                     /* input side arbiter flip-flop model type */
```

```
RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
113 #define PARM_sw_out_arb_model
    #define PARM_sw_out_arb_ff_model
                                         NEG_DFF
                                                     /* output side arbiter flip-flop model type */
114
115
116
    /st virtual channel allocator arbiter parameters st/
    #define PARM_vc_allocator_type
                                    TWO_STAGE_ARB
                                                     /*vc allocator type, ONE_STAGE_ARB,
117
        TWO_STAGE_ARB, VC_SELECT*/
    #define PARM_vc_in_arb_model
                                     RR_ARBITER /*input side arbiter model type for TWO_STAGE_ARB.
         MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER*/
    #define PARM_vc_in_arb_ff_model
                                        NEG_DFF
                                                     /* input side arbiter flip-flop model type */
119
    #define PARM_vc_out_arb_model
                                     RR_ARBITER
                                                  /*output side arbiter model type (for both
        ONE_STAGE_ARB and TWO_STAGE_ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121
    #define PARM_vc_out_arb_ff_model
                                        NEG_DFF
                                                     /* output side arbiter flip-flop model type */
                                                     /* vc\_select buffer type, SRAM or REGISTER */
                                         REGISTER
122
    #define PARM_vc_select_buf_type
123
124
    /*link wire parameters*/
    #define WIRE_LAYER_TYPE
                                     GLOBAL /* wire layer type, INTERMEDIATE or GLOBAL*/
125
                                     DWIDTH_DSPACE /* choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
    #define PARM_width_spacing
126
        DWIDTH_SSPACE, DWIDTH_DSPACE*/
127
    #define PARM_buffering_scheme
                                     MIN_DELAY
                                                     /* choices are MIN_DELAY, STAGGERED */
    #define PARM_shielding
                                     FALSE
128
                                                     /* choices are TRUE, FALSE */
129
    /*clock power parameters*/
130
131
    #define PARM_pipeline_stages
                                             /*number of pipeline stages*/
132
    #define PARM_H_tree_clock
                                             /*1 means calculate H_tree_clock power, 0 means not
        calculate\ H\_tree\_clock*/
133
    #define PARM_router_diagonal
                                     442
                                             /*router diagonal in micro-meter */
134
135
    /* RF module parameters */
    #define PARM_read_port 1
136
    #define PARM_write_port 1
137
138
    #define PARM_n_regs 64
    #define PARM_reg_width
139
140
141
    #define PARM_ndwl
142
    #define PARM_ndbl
                        1
    #define PARM_nspd
143
144
    #define PARM_POWER_STATS
145
146
    #endif /* _SIM_PORT_H */
```