

Assignment 2 - Simulation Assignment Report

Anagh Singh, 13CO110
Anamik Sarvaiya, 13CO241

January 25, 2016

Question 1 [CACTI]

CACTI: Answer the following questions for a 32nm, 4 bank, 2-way Set Associative, 64B line size, 16KB cache:

- (a) How many total sets per bank are there?
- (b) What is the default Vdd value?
- (c) What are the components of the access time parameter in Cacti? What was the value in your case?
- (d) Amongst the Data array and the Tag array, which consumed the most dynamic and leakage power? What are the values?
- (e) How large (in mm²) is the 16KB cache?
- (f) Draw the architecture of a 4 bank, 2-way Set Associative, 64B line size, 16KB cache

Solution:

The CACTI simulator was proposed by researchers at the University of Utah. Most of the following answers have been based on the original paper published by the researchers at ISCA'07 outlining their simulator.

- (a) For a given total cache size, we partition the cache into 2^N cache banks (N varies from 1 to 12) and for each N , we organize the banks in a grid with 2^M rows (M varies from 0 to N). Here, $N=2$, since there are 4 banks. Thus the grid is of size 2x2. Therefore the number of sets are 32.
- (b) The default Vdd value can be found in the *technology.c* file. The default value is set to 0.6V as can be seen in the following screenshot.

```
//32 nm LOP
vdd[2] = 0.6;
Lphy[2] = 0.016;
Lelec[2] = 0.01172; //Lelec is the electrical gate-length.
t_ox[2] = 0.8e-3; //micron
v_th[2] = 0.0521; //V
c_ox[2] = 1.69e-14; //F/micron2
mobility_eff[2] = 751.71 * (1e-2 * 1e6 * 1e-2 * 1e6); //micron2 / Vs
Vdsat[2] = Lelec[2] * 0.42e+6 / (1e-2 * 1e6); //V/micron
c_g_ideal[2] = 2.7e-16; //F/micron
c_fringe[2] = 0.06e-15;
c_junc[2] = 1.0e-15; //F/micron2
I_on_n[2] = 843.4e-6; //A/micron
I_on_p[2] = I_on_n[2] / 2;
Rnchannelon[2] = vdd[2] / I_on_n[2]; //ohm-micron
Rpchannelon[2] = vdd[2] / I_on_p[2];
I_off_n[2][0] = 8.41e-6;
I_off_n[2][10] = 9.52e-5;
I_off_n[2][20] = 9.52e-5; //MASTAR does not generate numbers for > 320 deg, so simply fixing
//leakage currents for temp > 320 equal to the 320 deg value.
I_off_n[2][30] = 9.52e-5;
I_off_n[2][40] = 9.52e-5;
I_off_n[2][50] = 9.52e-5;
I_off_n[2][60] = 9.52e-5;
I_off_n[2][70] = 9.52e-5;
I_off_n[2][80] = 9.52e-5;
I_off_n[2][90] = 9.52e-5;
I_off_n[2][100] = 9.52e-5;
for(i = 0; i <= 100; i += 10){
    I_off_p[2][i] = I_off_n[2][i];
}
```

Figure 1: Default Vdd value

- (c) The components of the access time parameter in Cacti are Bank Access time, Avg. Network Delay, and Contention Cycles. The value in this case was 189 cycles.

```
Optimal number of banks - 4
Grid organization rows x columns - 2 x 2
Average access latency to a random bank
  (Bank Access time + Avg. Network Delay + Contention Cycles)- 189 cycles
Average dynamic energy/access (nJ) - 2.35767
Network frequency - 5 GHz
Cache dimension (mm x mm) - 16.3561 x 6.84994
```

Figure 2: Access time components

The bank access time can further be divided in the following manner, with the specific values being:

```
Time Components:

Data side (with Output driver) (ns): 1.73033
  H-tree input delay (ns): 0.750742
  Decoder + wordline delay (ns): 0.0993786
  Bitline delay (ns): 0.0557184
  Sense Amplifier delay (ns): 0.03
  H-tree output delay (ns): 0.794494

Tag side (with Output driver) (ns): 0.829167
  H-tree input delay (ns): 0.343505
  Decoder + wordline delay (ns): 0.0748184
  Bitline delay (ns): 0.0165114
  Sense Amplifier delay (ns): 0.03
  Comparator delay (ns): 0.0104131
  H-tree output delay (ns): 0.353919
```

Figure 3: Bank time components

- (d) For the Data Array, the dynamic power consumed was 0.299086 nJ, while leakage power consumed was 9200.46 mW. For the Tag Array, the dynamic power consumed was 0.00443067 nJ, while leakage power consumed was 482.168 mW.

```

Power Components:

Data array: Total dynamic read energy/access (nJ): 0.299086
            Total leakage read/write power all banks at maximum frequency (mW): 9200.46
            Total energy in H-tree (that includes both address and data transfer) (nJ): 0.268346
            Decoder (nJ): 0.000418295
            Wordline (nJ): 0.000845348
            Bitline mux & associated drivers (nJ): 0.000385224
            Sense amp mux & associated drivers (nJ): 0.000466887
            Bitlines (nJ): 0.024646
            Sense amplifier energy (nJ): 0.00055296
            Sub-array output driver (nJ): 0.00296301

Tag array: Total dynamic read energy/access (nJ): 0.00443067
           Total leakage read/write power all banks at maximum frequency (mW): 482.168
           Total energy in H-tree (nJ): 0.00234163
           Decoder (nJ): 7.90318e-05
           Wordline (nJ): 0.000190553
           Bitline mux & associated drivers (nJ): 9.31938e-05
           Sense amp mux & associated drivers (nJ): 5.42713e-05
           Bitlines (nJ): 0.00121808
           Sense amplifier energy (nJ): 0.00020736
           Sub-array output driver (nJ): 0.000138371

```

Figure 4: Power usage by Data and Tag Arrays

- (e) The cache has an area of 112.030125584 mm² as can be seen from the following screenshot.

```

Optimal number of banks - 4
Grid organization rows x columns - 2 x 2
Average access latency to a random bank
  (Bank Access time + Avg. Network Delay + Contention Cycles)- 189 cycles
Average dynamic energy/access (nJ) - 2.35767
Network frequency - 5 GHz
Cache dimension (mm x mm) - 16.3561 x 6.84994

```

Figure 5: Area of Cache

- (f) The architecture of a 4 bank, 2-way Set Associative, 64B line size, 16KB cache is:




Figure 6: Architecture of Cache

The number of bytes/block is called the block size, which is 64B over here. The blocks/set is the associativity of the cache, which is 2 here, while the number of sets is 32.

The cache.cfg file associated with this experiment is:

```

1  //-size (bytes) 4096
2  //-size (bytes) 16000
3  //-size (bytes) 1048576
4  //-size (bytes) 2097152
5  //-size (bytes) 4194304
6  //-size (bytes) 8388608
7  //-size (bytes) 16777216
8  //-size (bytes) 33554432
9  //-size (bytes) 134217728
10 -size (bytes) 67108864
11 //-size (bytes) 1073741824
12 //-block size (bytes) 8
13 //-block size (bytes) 128
14 -block size (bytes) 64
15
16 // To model Fully Associative cache, set associativity to zero
17 //-associativity 0
18 -associativity 2
19 //-associativity 4
20 //-associativity 8
21 //-associativity 16
22
23 -read-write port 1
24 -exclusive read port 0
25 -exclusive write port 0
26 -single ended read ports 0
27
28 // Multiple banks connected using a bus
29 -UCA bank count 1
30 // The following is the parameter that takes care of the X-nm process node technology
31 // 32 nm
32 -technology (u) 0.032
33 // 45 nm
34 //-technology (u) 0.045
35 // 68 nm
36 //-technology (u) 0.068
37 // 90 nm
38 //-technology (u) 0.090
39
40 // Bus width include data bits and address bits required by the decoder
41 //-output/input bus width 16
42 -output/input bus width 256
43
44 // 300-400 in steps of 10
45 -operating temperature (K) 350
46
47 // to model special structure like branch target buffers, directory, etc.
48 // change the tag size parameter
49 // if you want cacti to calculate the tagbits, set the tag size to "default"
50 -tag size (b) "default"
51 //-tag size (b) 45
52
53 // fast - data and tag access happen in parallel
54 // sequential - data array is accessed after accessing the tag array
55 // normal - data array lookup and tag access happen in parallel
56 //          final data block is broadcasted in data array h-tree
57 //          after getting the signal from the tag array
58 //-access mode (normal, sequential, fast) - "fast"
59 -access mode (normal, sequential, fast) - "normal"
60 //-access mode (normal, sequential, fast) - "sequential"
61
62 //NOTE: CACTI 5.0 assumes SRAM tags for a DRAM cache
63 //-cache type (SRAM - only data array <ex:register files, buffers etc.>, SRAM.CACHE - tag & data array, DRAM.CACHE) - "SRAM"
64 -cache type (SRAM - only data array <ex:register files, buffers etc.>, SRAM.CACHE - tag & data array, DRAM.CACHE) - "SRAM.CACHE"
65 //-cache type (SRAM - only data array <ex:register files, buffers etc.>, SRAM.CACHE - tag & data array, DRAM.CACHE) - "DRAM.CACHE"
66
67 // DESIGN OBJECTIVE for UCA (or banks in NUCA)
68 -design objective (weight delay, dynamic power, leakage power, cycle time, area) 100:100:0:0:0
69
70 // Percentage deviation from the minimum value

```

```

71 // Ex: A deviation value of 10:1000:1000:1000:1000 will try to find an organization
72 // that com mises at most 10% delay.
73 // NOTE: Try reasonable values for % deviation. Inconsistent deviation
74 // percentage values will not produce any valid organizations. For example,
75 // 0:0:100:100:100 will try to identify an organization that has both
76 // least delay and dynamic power. Since such an organization is not possible, CACTI will
77 // throw an error. Refer CACTI-6 Technical report for more details
78 -deviate (delay, dynamic power, leakage power, cycle time, area)
    20:100000:100000:100000:1000000
79
80 // Objective for NUCA
81 -NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area)
    100:100:0:0:0
82 -NUCAdeviate (delay, dynamic power, leakage power, cycle time, area)
    10:10000:10000:10000:10000
83
84 // Set optimize tag to ED or ED^2 to obtain a cache configuration optimized for
85 // energy-delay or energy-delay sq. product
86 // Note: Optimize tag will disable weight or deviate values mentioned above
87 // Set it to NONE to let weight and deviate values determine the
88 // appropriate cache configuration
89 // -Optimize ED or ED^2 (ED, ED^2, NONE): "ED"
90 // -Optimize ED or ED^2 (ED, ED^2, NONE): "ED^2"
91 -Optimize ED or ED^2 (ED, ED^2, NONE): "NONE"
92
93
94
95 // -Cache model (NUCA, UCA) - "UCA"
96 -Cache model (NUCA, UCA) - "NUCA"
97
98 // In order for CACTI to find the optimal NUCA bank value the following
99 // variable should be assigned 0.
100 -NUCA bank count 4
101
102 // NOTE: for nuca network frequency is set to a default value of
103 // 5GHz in time.c. CACTI automatically
104 // calculates the maximum possible frequency and downgrades this value if necessary
105
106 // By default CACTI considers both full-swing and low-swing
107 // wires to find an optimal configuration. However, it is possible to
108 // restrict the search space by changing the signalling from "default" to
109 // "fullswing" or "lowswing" type.
110 -wire signalling (fullswing, lowswing, default) - "default"
111 // -wire signalling (fullswing, lowswing, default) - "lowswing"
112
113 // Contention in network (which is a function of core count and cache level) is one of
114 // the critical factor used for deciding the optimal bank count value
115 // core count can be 4, 8, or 16
116 // -Core count 4
117 -Core count 8
118 // -Core count 16
119 -Cache level (L2/L3) - "L2"
120
121 -Print level (DETAILED, CONCISE) - "DETAILED"
122 // -Print level (DETAILED, CONCISE) - "CONCISE"

```

Question 2 [GEM5]

Use any two applications from the SPLASH2 benchmarks for this experiment. Run both the benchmarks in SE and FS modes. Use a 4 core ALPHA processor with 64KB private L1 and 2 MB shared NUCA L2. Any other details required may be suitably assumed. Fill a table with the following results from the simulation runs.

- (a) CPI.
- (b) Miss rate of L1 and L2 caches.
- (c) Branch misprediction rate.

Solution:

MODE	FS MODE	FS MODE	FS MODE	SE MODE	SE MODE	SE MODE
Algorithm	FFT	LUN	RADIX	FFT	LUN	RADIX
CPI	1984473	7995847	638312311	1985109	7996112	638256984
Misrate of cache	0.006	0.0423	0.0182	0.0063	0.045	0.0063
Branch misprediction rate	7.23%	6%	13.30%	7.41%	6.15%	13.50%

Question 3 [Booksim]


Use two versions of the Booksim simulator: Booksim1 and Booksim2. Per graph, plot two results from each simulator. On the Y-axis, plot the average packet latency varying over injection rate (flits/node/cycle). Draw the architecture of each of the networks before presenting the results in the report.

- (a) 64 node Butterfly network.
- (b) 8×8 2D Mesh.
- (c) 8×8 2D Torus.
- (d) 64 node Concentrated Mesh (C-Mesh).


Solution:

The architecture of each of the networks is as depicted:


- (a) **64 node Butterfly network.**




(b) 8×8 **2D Mesh**.



(c) 8×8 **2D Torus**.



(d) **64 node Concentrated Mesh (C-Mesh)**.



Presented hereon, are the graphs obtained by running the Booksim simulator available here:




Figure 7: 64 Node Butterfly Booksim 1




Figure 8: 64 Node Butterfly Booksim 2




Figure 9: 2D Mesh Booksim 1




Figure 10: 2D Mesh Booksim 2




Figure 11: 2D Torus Booksim 1




Figure 12: 2D Torus Booksim 2




Figure 13: 64 Node C-Mesh Booksim 1




Figure 14: 64 Node C-Mesh Booksim 2

Question 4 [McPAT]

For the processor on your laptop/smartphone generate two pie-charts: (1) Individual component Power consumption, (2) Individual component area. Modify the relevant XML file and present the table of parameters that you have modified in the input XML files. These parameters can be obtained from the datasheet of your processor.

Solution:

The data sheet of the processor we use is available [here](#). Our machine has been listed as having a 12 way set associative cache, but that is flagged as a wrong input in McPat. So the set associativity is assumed to be 16 and the simulation conducted.

The output that we obtain from running the simulation for our processor is:

```
1 McPAT (version 1.3 of Feb, 2015) is computing the target processor...
2
3
4 McPAT (version 1.3 of Feb, 2015) results (current print level is 2, please increase print
  level to see the details in components):
5 *****
6   Technology 22 nm
7   Using Long Channel Devices When Appropriate
8   Interconnect metal projection= aggressive interconnect technology projection
9   Core clock Rate(MHz) 800
10
11 *****
12 Processor:
13   Area = 53.7977 mm^2
14   Peak Power = 1268.96 W
15   Total Leakage = 1223.81 W
16   Peak Dynamic = 45.154 W
17   Subthreshold Leakage = 1223.69 W
18   Subthreshold Leakage with power gating = 270.849 W
19   Gate Leakage = 0.115284 W
20   Runtime Dynamic = 18.9517 W
21
22   Total Cores: 2 cores
23   Device Type= ITRS low operating power device type
24     Area = 46.4116 mm^2
25     Peak Dynamic = 43.1819 W
26     Subthreshold Leakage = 1222.28 W
27     Subthreshold Leakage with power gating = 270.077 W
28     Gate Leakage = 0.114317 W
29     Runtime Dynamic = 18.1601 W
30
31   Total L3s:
32   Device Type= ITRS high performance device type
33     Area = 6.70741 mm^2
34     Peak Dynamic = 0.533555 W
35     Subthreshold Leakage = 1.33954 W
36     Subthreshold Leakage with power gating = 0.736577 W
37     Gate Leakage = 0.00072985 W
38     Runtime Dynamic = 0.114641 W
39
40   Total NoCs (Network/Bus):
41   Device Type= ITRS low operating power device type
42     Area = 0.678706 mm^2
43     Peak Dynamic = 1.43853 W
44     Subthreshold Leakage = 0.0775544 W
45     Subthreshold Leakage with power gating = 0.0348995 W
46     Gate Leakage = 0.000193836 W
47     Runtime Dynamic = 0.676954 W
48
49 *****
50 Core:
51   Area = 23.2058 mm^2
52   Peak Dynamic = 21.591 W
53   Subthreshold Leakage = 611.139 W
54   Subthreshold Leakage with power gating = 135.039 W
55   Gate Leakage = 0.0571584 W
56   Runtime Dynamic = 18.1601 W
57
```

```

58     Instruction Fetch Unit:
59         Area = 1.66719 mm^2
60         Peak Dynamic = 0.907901 W
61         Subthreshold Leakage = 110.908 W
62         Subthreshold Leakage with power gating = 25.8079 W
63         Gate Leakage = 0.0103333 W
64         Runtime Dynamic = 1.62892 W
65
66     Renaming Unit:
67         Area = 0.814187 mm^2
68         Peak Dynamic = 2.45696 W
69         Subthreshold Leakage = 72.704 W
70         Subthreshold Leakage with power gating = 15.7724 W
71         Gate Leakage = 0.00902435 W
72         Runtime Dynamic = 4.72177 W
73
74     Load Store Unit:
75         Area = 1.23174 mm^2
76         Peak Dynamic = 0.805525 W
77         Subthreshold Leakage = 85.5795 W
78         Subthreshold Leakage with power gating = 18.752 W
79         Gate Leakage = 0.00961086 W
80         Runtime Dynamic = 1.46138 W
81
82     Memory Management Unit:
83         Area = 0.806636 mm^2
84         Peak Dynamic = 1.45602 W
85         Subthreshold Leakage = 73.8247 W
86         Subthreshold Leakage with power gating = 15.9461 W
87         Runtime Dynamic = 2.97498 W
88
89     Execution Unit:
90         Area = 13.7949 mm^2
91         Peak Dynamic = 14.1981 W
92         Subthreshold Leakage = 133.725 W
93         Subthreshold Leakage with power gating = 29.3968 W
94         Runtime Dynamic = 6.83373 W
95
96     L2
97         Area = 1.57142 mm^2
98         Peak Dynamic = 1.76641 W
99         Subthreshold Leakage = 2.46711 W
100        Subthreshold Leakage with power gating = 0.866448 W
101        Gate Leakage = 0.000574075 W
102        Runtime Dynamic = 1.07871 W
103
104     *****
105     L3
106         Area = 6.70741 mm^2
107         Peak Dynamic = 0.533555 W
108         Subthreshold Leakage = 1.33954 W
109         Subthreshold Leakage with power gating = 0.736577 W
110         Gate Leakage = 0.000772985 W
111         Runtime Dynamic = 0.114641 W
112
113     *****
114     BUSES
115         Area = 0.678706 mm^2
116         Peak Dynamic = 1.43853 W
117         Subthreshold Leakage = 0.0775544 W
118         Subthreshold Leakage with power gating = 0.0348995 W
119         Gate Leakage = 0.000193836 W
120         Runtime Dynamic = 0.676954 W
121
122     Bus:
123         Area = 0.678706 mm^2
124         Peak Dynamic = 1.43853 W
125         Subthreshold Leakage = 0.0775544 W
126         Subthreshold Leakage with power gating = 0.0348995 W
127         Gate Leakage = 0.000193836 W
128         Runtime Dynamic = 0.676954 W
129
130     *****

```

The parameters that we have modified as given by *diff* are:

1 19,20c19,20

```

2 < <param name="core_tech_node" value="22"/><!-- nm -->
3 < <param name="target_core_clockrate" value="1600"/><!--MHz -->
4 ---
5 > <param name="core_tech_node" value="65"/><!-- nm -->
6 > <param name="target_core_clockrate" value="3400"/><!--MHz -->
7 24c24
8 < <param name="device_type" value="2"/><!--0: HP(High Performance Type); 1: LSTP(Low
standby power) 2: LOP (Low Operating Power) -->
9 ---
10 > <param name="device_type" value="0"/><!--0: HP(High Performance Type); 1: LSTP(Low
standby power) 2: LOP (Low Operating Power) -->
11 41c41
12 < <param name="clock_rate" value="800"/>
13 ---
14 > <param name="clock_rate" value="3400"/>
15 51c51
16 < <param name="number_hardware_threads" value="4"/>
17 ---
18 > <param name="number_hardware_threads" value="2"/>
19 67c67
20 < <param name="fp_issue_width" value="4"/>
21 ---
22 > <param name="fp_issue_width" value="2"/>
23 72c72
24 < <param name="pipelines_per_core" value="19,14"/>
25 ---
26 > <param name="pipelines_per_core" value="1,1"/>
27 77c77
28 < <param name="ALU_per_core" value="4"/>
29 ---
30 > <param name="ALU_per_core" value="6"/>
31 79c79
32 < <param name="MUL_per_core" value="2"/>
33 ---
34 > <param name="MUL_per_core" value="1"/>
35 237c237
36 < <param name="number_entries" value="64"/><!--dual threads-->
37 ---
38 > <param name="number_entries" value="128"/><!--dual threads-->
39 265c265
40 < <param name="Dir_config" value="64000,64,8,1,100,100, 8"/>
41 ---
42 > <param name="Dir_config" value="4096,2,0,1,100,100, 8"/>
43 267c267
44 < <param name="buffer_sizes" value="128, 128, 128, 128"/>
45 ---
46 > <param name="buffer_sizes" value="8, 8, 8, 8"/>
47 308c308
48 < <param name="L2_config" value="512000,64, 8, 8, 8, 23, 32, 1"/>
49 ---
50 > <param name="L2_config" value="1048576,32, 8, 8, 8, 23, 32, 1"/>
51 310c310
52 < <param name="buffer_sizes" value="64, 64, 64, 64"/>
53 ---
54 > <param name="buffer_sizes" value="16, 16, 16, 16"/>
55 328c328
56 < <param name="L3_config" value="3000000,64,16, 8, 16, 100,1"/>
57 ---
58 > <param name="L3_config" value="16777216,64,16, 16, 16, 100,1"/>
59 336c336
60 < <param name="buffer_sizes" value="32, 32, 32, 32"/>
61 ---
62 > <param name="buffer_sizes" value="16, 16, 16, 16"/>
63 381,382c381,382
64 < <param name="type" value="1"/> <!-- 1: low power; 0 high performance -->
65 < <param name="mc_clock" value="1600"/><!--DIMM IO bus clock rate MHz-->
66 ---
67 > <param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
68 > <param name="mc_clock" value="200"/><!--DIMM IO bus clock rate MHz-->
69 395c395
70 < <param name="databus_width" value="256"/>
71 ---
72 > <param name="databus_width" value="128"/>
73 411c411
74 < <param name="clockrate" value="833"/>
75 ---

```


```

76 > <param name="clockrate" value="350"/>
77 425c425
78 < <param name="type" value="1"/> <!-- 1: low power; 0 high performance -->
79 —
80 > <param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
81 431c431
82 < <param name="num_channels" value="32"/> <!-- 2 ,4 ,8 ,16 ,32 -->
83 —
84 > <param name="num_channels" value="8"/> <!-- 2 ,4 ,8 ,16 ,32 -->


```

The corresponding graphs for the individual power consumption and individual area are:


Individual Core Component Areas




Individual Core Peak Dynamic



Individual Processor Component Areas



Individual Processor Peak Dynamic



Question 5 [ORION]

Estimate power and area of standard on-chip network routers. Present the area and power results of the following runs.

- The default values from SIM_port.h file.
- A Router implemented on 45nm technology, running at 0.9V, built with HVT transistors.
- The default router with 6 input ports, 6 output ports, 128 bit flit width.

Solution:

The power and area of the on chip network routers in the scenarios are:

- Default values of SIM_port.h

```
[johng:~/git/hpc/A2/ORION3_0] master(+1/-1)* ± ./orion_router -test test.txt
No model provided. Running basic

INSTSinbuffer:5694      INSTSoutbuffer:1755      INSTScrossbar:144      INSTSswvc:4212      INSTSclkctrl:233      Pleakage:0.33731      Pinternal:8.143
35      Pswitching:4.53237      Ptotal:13.013
INSTSinbuffer:5694      INSTSoutbuffer:1755      INSTScrossbar:144      INSTSswvc:4212      INSTSclkctrl:233      Ainbuffer:26647.9      Aoutbuffer:8213
.4      Acrossbar:518.4      Aswvc:8255.52      Aclkctrl:419.4      Atotal:44054.6
[johng:~/git/hpc/A2/ORION3_0] master(+1/-1)* ±
```

Figure 15: Default run

The associated SIM_port.h file:

```
1  /******
2  * Unit :
3  *   voltage : V
4  *   frequency : Hz
5  *
6  *****/
7
8  #ifndef _SIM_PORT_H
9  #define _SIM_PORT_H
10 /* Technology related parameters */
11 #define PARM.TECH.POINT      65
12 #define PARM.TRANSISTOR_TYPE  NVT /* transistor type, HVT, NVT, or LVT */
13 #define PARM.Vdd              1.0
14 #define PARM.Freq              0.746e9
15 #define PARM.VDD_V            PARM.Vdd
16 #define PARM.FREQ_Hz          PARM.Freq
17 #define PARM.tr                .2
18
19 /* router module parameters */
20 /* general parameters */
21 #define PARM.in_port          3 /* # of router input ports */
```



```

22 #define PARM_cache_in_port 0 /* # of cache input ports */
23 #define PARM_mc_in_port 0 /* # of memory controller input ports */
24 #define PARM_io_in_port 0 /* # of I/O device input ports */
25 #define PARM_out_port 3
26 #define PARM_cache_out_port 0 /* # of cache output ports */
27 #define PARM_mc_out_port 0 /* # of memory controller output ports */
28 #define PARM_io_out_port 0 /* # of I/O device output ports */
29 #define PARM_flit_width 16 /* flit width in bits */
30
31 /* virtual channel parameters */
32 #define PARM_v_class 1 /* # of total message classes */
33 #define PARM_v_channel 7 /* # of virtual channels per virtual message class */
34 #define PARM_cache_class 0 /* # of cache port virtual classes */
35 #define PARM_mc_class 0 /* # of memory controller port virtual classes */
36 #define PARM_io_class 0 /* # of I/O device port virtual classes */
37 /* ?? */
38 #define PARM_in_share_buf 0 /* do input virtual channels physically share buffers? */
39 #define PARM_out_share_buf 0 /* do output virtual channels physically share buffers? */
40 /* ?? */
41 #define PARM_in_share_switch 1 /* do input virtual channels share crossbar input ports? */
42 #define PARM_out_share_switch 1 /* do output virtual channels share crossbar output ports? */
43
44 /* crossbar parameters */
45 #define PARM_crossbar_model TRISTATE_CROSSBAR /* crossbar model type MATRIX_CROSSBAR,
MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0) */
46 #define PARM_crsbar_degree 4 /* crossbar mux degree */
47 #define PARM_connect_type TRISTATE_GATE /* crossbar connector type */
48 #define PARM_trans_type NP_GATE /* crossbar transmission gate type */
49 #define PARM_crossbar_in_len 0 /* crossbar input line length, if known */
50 #define PARM_crossbar_out_len 0 /* crossbar output line length, if known */
51 #define PARM_xb_in_seg 0
52 #define PARM_xb_out_seg 0
53 /* HACK HACK HACK */
54 #define PARM_exp_xb_model SIM_NO_MODEL /* the other parameter is MATRIX_CROSSBAR */
55 #define PARM_exp_in_seg 2
56 #define PARM_exp_out_seg 2
57
58 /* input buffer parameters */
59 #define PARM_in_buf 1 /* have input buffer? */
60 #define PARM_in_buf_set 2
61 #define PARM_in_buf_rport 1 /* # of read ports */
62 #define PARM_in_buffer_type REGISTER /* buffer model type, SRAM or REGISTER */
63
64 #define PARM_cache_in_buf 0
65 #define PARM_cache_in_buf_set 0
66 #define PARM_cache_in_buf_rport 0
67
68 #define PARM_mc_in_buf 0
69 #define PARM_mc_in_buf_set 0
70 #define PARM_mc_in_buf_rport 0
71
72 #define PARM_io_in_buf 0
73 #define PARM_io_in_buf_set 0
74 #define PARM_io_in_buf_rport 0
75
76 /* output buffer parameters */
77 #define PARM_out_buf 0
78 #define PARM_out_buf_set 2
79 #define PARM_out_buf_wport 1
80 #define PARM_out_buffer_type SRAM /* buffer model type, SRAM or REGISTER */
81
82 /* central buffer parameters */
83 #define PARM_central_buf 0 /* have central buffer? */
84 #define PARM_cbuf_set 2560 /* # of rows */
85 #define PARM_cbuf_rport 2 /* # of read ports */
86 #define PARM_cbuf_wport 2 /* # of write ports */
87 #define PARM_cbuf_width 4 /* # of flits in one row */
88 #define PARM_pipe_depth 4 /* # of banks */
89
90 /* array parameters shared by various buffers */
91 #define PARM_wordline_model CACHE_RW_WORDLINE
92 #define PARM_bitline_model RW_BITLINE
93 #define PARM_mem_model NORMALMEM
94 #define PARM_row_dec_model GENERIC_DEC

```

```

95 #define PARM_row_dec_pre_model SINGLE_OTHER
96 #define PARM_col_dec_model SIM_NO_MODEL
97 #define PARM_col_dec_pre_model SIM_NO_MODEL
98 #define PARM_mux_model SIM_NO_MODEL
99 #define PARM_outdrv_model REG_OUTDRV
100
101 /* these 3 should be changed together */
102 /* use double-ended bitline because the array is too large */
103 #define PARM_data_end 2
104 #define PARM_amp_model GENERIC_AMP
105 #define PARM_bitline_pre_model EQU_BITLINE
106 // #define PARM_data_end 1
107 // #define PARM_amp_model SIM_NO_MODEL
108 // #define PARM_bitline_pre_model SINGLE_OTHER
109
110 /* switch allocator arbiter parameters */
111 #define PARM_sw_in_arb_model RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER ,
RR_ARBITER, QUEUE_ARBITER */
112 #define PARM_sw_in_arb_ff_model NEG_DFF /* input side arbiter flip-flop model type */
113 #define PARM_sw_out_arb_model RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
*/
114 #define PARM_sw_out_arb_ff_model NEG_DFF /* output side arbiter flip-flop model type */
115
116 /* virtual channel allocator arbiter parameters */
117 #define PARM_vc_allocator_type TWO_STAGE_ARB /* vc allocator type, ONE_STAGE_ARB,
TWO_STAGE_ARB, VC_SELECT */
118 #define PARM_vc_in_arb_model RR_ARBITER /* input side arbiter model type for TWO_STAGE_ARB.
MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
119 #define PARM_vc_in_arb_ff_model NEG_DFF /* input side arbiter flip-flop model type */
120 #define PARM_vc_out_arb_model RR_ARBITER /* output side arbiter model type (for both
ONE_STAGE_ARB and TWO_STAGE_ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121 #define PARM_vc_out_arb_ff_model NEG_DFF /* output side arbiter flip-flop model type */
122 #define PARM_vc_select_buf_type REGISTER /* vc-select buffer type, SRAM or REGISTER */
123
124 /* link wire parameters */
125 #define WIRE_LAYER_TYPE GLOBAL /* wire layer type, INTERMEDIATE or GLOBAL */
126 #define PARM_width_spacing DWIDTH_DSPACE /* choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
DWIDTH_SSPACE, DWIDTH_DSPACE */
127 #define PARM_buffering_scheme MIN_DELAY /* choices are MIN_DELAY, STAGGERED */
128 #define PARM_shielding FALSE /* choices are TRUE, FALSE */
129
130 /* clock power parameters */
131 #define PARM_pipeline_stages 4 /* number of pipeline stages */
132 #define PARM_H_tree_clock 0 /* 1 means calculate H_tree_clock power, 0 means not
calculate H_tree_clock */
133 #define PARM_router_diagonal 442 /* router diagonal in micro-meter */
134
135 /* RF module parameters */
136 #define PARM_read_port 1
137 #define PARM_write_port 1
138 #define PARM_n_regs 64
139 #define PARM_reg_width 32
140
141 #define PARM_ndwl 1
142 #define PARM_ndbl 1
143 #define PARM_nspd 1
144
145 #define PARM_POWER_STATS 1
146
147 #endif /* _SIM_PORT_H */

```

- HVT Transistors

```
[johnh:~/git/hpc/A2/ORION3_0] master(+1/-1)* ± make -j16
make orion_router
make[1]: Entering directory '/home/johnh/git/hpc/A2/ORION3_0'
make[1]: warning: jobserver unavailable: using -j1. Add '+' to parent make rule.
cc -I. -g -DTECHNEW -c -o orion_router.o orion_router.c
cc -I. -g -DTECHNEW -c -o router_power.o router_power.c
cc -I. -g -DTECHNEW -c -o router_area.o router_area.c
cc -I. -g -DTECHNEW -c -o SIM_router_power.o SIM_router_power.c
cc -I. -g -DTECHNEW -c -o SIM_array_l.o SIM_array_l.c
cc -I. -g -DTECHNEW -c -o SIM_array_m.o SIM_array_m.c
cc -I. -g -DTECHNEW -c -o SIM_cam.o SIM_cam.c
cc -I. -g -DTECHNEW -c -o SIM_router.o SIM_router.c
cc -I. -g -DTECHNEW -c -o SIM_arbiter.o SIM_arbiter.c
cc -I. -g -DTECHNEW -c -o SIM_crossbar.o SIM_crossbar.c
cc -I. -g -DTECHNEW -c -o router.o router.c
cc -I. -g -DTECHNEW -c -o SWVC.o SWVC.c
cc -I. -g -DTECHNEW -c -o XBAR.o XBAR.c
cc -I. -g -DTECHNEW -c -o INBUF.o INBUF.c
cc -I. -g -DTECHNEW -c -o OUTBUF.o OUTBUF.c
cc -I. -g -DTECHNEW -c -o CLKCTRL.o CLKCTRL.c
cc -I. -g -DTECHNEW -c -o NONPR.o NONPR.c
cc -I. -g -DTECHNEW -c -o SIM_ALU.o SIM_ALU.c
cc -I. -g -DTECHNEW -c -o SIM_misc.o SIM_misc.c
cc -I. -g -DTECHNEW -c -o SIM_permu.o SIM_permu.c
cc -I. -g -DTECHNEW -c -o SIM_static.o SIM_static.c
cc -I. -g -DTECHNEW -c -o SIM_link.o SIM_link.c
cc -I. -g -DTECHNEW -c -o SIM_clock.o SIM_clock.c
cc -I. -g -DTECHNEW -c -o SIM_util.o SIM_util.c
cc -I. -g -DTECHNEW -c -o SIM_time.o SIM_time.c
cc -I. -g -DTECHNEW -c -o SIM_router_area.o SIM_router_area.c
cc -I. -g -DTECHNEW -o orion_router orion_router.o router_power.o router_area.o SIM_router_power.o SIM_array_l.o SIM_array_m.o SIM_cam.o SIM_router.o
SIM_arbiter.o SIM_crossbar.o router.o SWVC.o XBAR.o INBUF.o OUTBUF.o CLKCTRL.o NONPR.o SIM_ALU.o SIM_misc.o SIM_permu.o SIM_static.o SIM_link.o SIM_clo
ck.o SIM_util.o SIM_time.o SIM_router_area.o -lm
make[1]: Leaving directory '/home/johnh/git/hpc/A2/ORION3_0'
± [johnh:~/git/hpc/A2/ORION3_0] master(+1/-1)* ± ./orion_router
No information provided. Running Orion 3.0 basic mode
INSTSinbuffer:5694 INSTSoutbuffer:1755 INSTScrossbar:144 INSTSswvc:4212 INSTSclkctrl:233 Pleakage:0.0926141 Pinternal:9.542
25 Pswitching:1.90185 Ptotal:11.5367
INSTSinbuffer:5694 INSTSoutbuffer:1755 INSTScrossbar:144 INSTSswvc:4212 INSTSclkctrl:233 Ainbuffer:17577.4 Aoutbuffer:5417
.68 Acrossbar:254.016 Aswvc:4870.76 Aclkctrl:184.955 Atotal:28304.8
± [johnh:~/git/hpc/A2/ORION3_0] master(+1/-1)* ±
```

Figure 16: 45nm technology

The associated SIM_port.h file:

```
1  /*****
2  * Unit :
3  * voltage : V
4  * frequency : Hz
5  *
6  *****/
7
8  #ifndef _SIM_PORT_H
9  #define _SIM_PORT_H
10 /* Technology related parameters */
11 #define PARM.TECH.POINT 45
12 #define PARM.TRANSISTOR.TYPE HVT /* transistor type, HVT, NVT, or LVT */
13 #define PARM.Vdd 0.9
14 #define PARM.Freq 0.746e9
15 #define PARM.VDD.V PARM.Vdd
16 #define PARM.FREQ.Hz PARM.Freq
17 #define PARM.tr .2
18
19 /* router module parameters */
20 /* general parameters */
21 #define PARM.in_port 3 /* # of router input ports */
22 #define PARM.cache_in_port 0 /* # of cache input ports */
23 #define PARM.mc_in_port 0 /* # of memory controller input ports */
24 #define PARM.io_in_port 0 /* # of I/O device input ports */
25 #define PARM.out_port 3
26 #define PARM.cache_out_port 0 /* # of cache output ports */
27 #define PARM.mc_out_port 0 /* # of memory controller output ports */
28 #define PARM.io_out_port 0 /* # of I/O device output ports */
29 #define PARM.flit_width 16 /* flit width in bits */
30
31 /* virtual channel parameters */
32 #define PARM.v_class 1 /* # of total message classes */
33 #define PARM.v_channel 7 /* # of virtual channels per virtual message class */
34 #define PARM.cache_class 0 /* # of cache port virtual classes */
35 #define PARM.mc_class 0 /* # of memory controller port virtual classes */
36 #define PARM.io_class 0 /* # of I/O device port virtual classes */
37 /* ?? */
38 #define PARM.in_share_buf 0 /* do input virtual channels physically share buffers? */
39 #define PARM.out_share_buf 0 /* do output virtual channels physically share buffers? */
40 /* ?? */
```

```

41 #define PARM_in_share_switch 1 /* do input virtual channels share crossbar input ports?
   */
42 #define PARM_out_share_switch 1 /* do output virtual channels share crossbar output ports?
   */
43
44 /* crossbar parameters */
45 #define PARM_crossbar_model TRISTATE_CROSSBAR /* crossbar model type MATRIX_CROSSBAR,
   MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0)*/
46 #define PARM_crsbar_degree 4 /* crossbar mux degree */
47 #define PARM_connect_type TRISTATE_GATE /* crossbar connector type */
48 #define PARM_trans_type NP_GATE /* crossbar transmission gate type */
49 #define PARM_crossbar_in_len 0 /* crossbar input line length, if known */
50 #define PARM_crossbar_out_len 0 /* crossbar output line length, if known */
51 #define PARM_xb_in_seg 0
52 #define PARM_xb_out_seg 0
53 /* HACK HACK HACK */
54 #define PARM_exp_xb_model SIM_NO_MODEL /* the other parameter is MATRIX_CROSSBAR */
55 #define PARM_exp_in_seg 2
56 #define PARM_exp_out_seg 2
57
58 /* input buffer parameters */
59 #define PARM_in_buf 1 /* have input buffer? */
60 #define PARM_in_buf_set 2
61 #define PARM_in_buf_rport 1 /* # of read ports */
62 #define PARM_in_buffer_type REGISTER /*buffer model type, SRAM or REGISTER*/
63
64 #define PARM_cache_in_buf 0
65 #define PARM_cache_in_buf_set 0
66 #define PARM_cache_in_buf_rport 0
67
68 #define PARM_mc_in_buf 0
69 #define PARM_mc_in_buf_set 0
70 #define PARM_mc_in_buf_rport 0
71
72 #define PARM_io_in_buf 0
73 #define PARM_io_in_buf_set 0
74 #define PARM_io_in_buf_rport 0
75
76 /* output buffer parameters */
77 #define PARM_out_buf 0
78 #define PARM_out_buf_set 2
79 #define PARM_out_buf_wport 1
80 #define PARM_out_buffer_type SRAM /*buffer model type, SRAM or REGISTER*/
81
82 /* central buffer parameters */
83 #define PARM_central_buf 0 /* have central buffer? */
84 #define PARM_cbuf_set 2560 /* # of rows */
85 #define PARM_cbuf_rport 2 /* # of read ports */
86 #define PARM_cbuf_wport 2 /* # of write ports */
87 #define PARM_cbuf_width 4 /* # of flits in one row */
88 #define PARM_pipe_depth 4 /* # of banks */
89
90 /* array parameters shared by various buffers */
91 #define PARM_wordline_model CACHE_RW_WORDLINE
92 #define PARM_bitline_model RW_BITLINE
93 #define PARM_mem_model NORMALMEM
94 #define PARM_row_dec_model GENERIC_DEC
95 #define PARM_row_dec_pre_model SINGLE_OTHER
96 #define PARM_col_dec_model SIM_NO_MODEL
97 #define PARM_col_dec_pre_model SIM_NO_MODEL
98 #define PARM_mux_model SIM_NO_MODEL
99 #define PARM_outdrv_model REG_OUTDRV
100
101 /* these 3 should be changed together */
102 /* use double-ended bitline because the array is too large */
103 #define PARM_data_end 2
104 #define PARM_amp_model GENERIC_AMP
105 #define PARM_bitline_pre_model EQU_BITLINE
106 // #define PARM_data_end 1
107 // #define PARM_amp_model SIM_NO_MODEL
108 // #define PARM_bitline_pre_model SINGLE_OTHER
109
110 /* switch allocator arbiter parameters */
111 #define PARM_sw_in_arb_model RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER ,
   RR_ARBITER, QUEUE_ARBITER*/
112 #define PARM_sw_in_arb_ff_model NEG_DFF /* input side arbiter flip-flop model type */

```

```

113 #define PARM_sw_out_arb_model    RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
    */
114 #define PARM_sw_out_arb_ff_model  NEG_DFF    /* output side arbiter flip-flop model type */
115
116 /* virtual channel allocator arbiter parameters */
117 #define PARM_vc_allocator_type    TWO_STAGE_ARB /*vc allocator type, ONE_STAGE_ARB,
    TWO_STAGE_ARB, VC_SELECT*/
118 #define PARM_vc_in_arb_model      RR_ARBITER /*input side arbiter model type for TWO_STAGE_ARB.
    MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER*/
119 #define PARM_vc_in_arb_ff_model   NEG_DFF    /* input side arbiter flip-flop model type */
120 #define PARM_vc_out_arb_model     RR_ARBITER /*output side arbiter model type (for both
    ONE_STAGE_ARB and TWO_STAGE_ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121 #define PARM_vc_out_arb_ff_model  NEG_DFF    /* output side arbiter flip-flop model type */
122 #define PARM_vc_select_buf_type   REGISTER   /* vc-select buffer type, SRAM or REGISTER */
123
124 /*link wire parameters*/
125 #define WIRE_LAYER_TYPE           GLOBAL /*wire layer type, INTERMEDIATE or GLOBAL*/
126 #define PARM_width_spacing        DWIDTH_DSPACE /*choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
    DWIDTH_SSPACE, DWIDTH_DSPACE*/
127 #define PARM_buffering_scheme     MIN_DELAY   /*choices are MIN_DELAY, STAGGERED */
128 #define PARM_shielding            FALSE      /*choices are TRUE, FALSE */
129
130 /*clock power parameters*/
131 #define PARM_pipeline_stages      4           /*number of pipeline stages*/
132 #define PARM_H_tree_clock         0           /*1 means calculate H_tree_clock power, 0 means not
    calculate H_tree_clock*/
133 #define PARM_router_diagonal      442        /*router diagonal in micro-meter */
134
135 /* RF module parameters */
136 #define PARM_read_port            1
137 #define PARM_write_port           1
138 #define PARM_n_regs               64
139 #define PARM_reg_width            32
140
141 #define PARM_ndwl                  1
142 #define PARM_ndbl                  1
143 #define PARM_nspd                  1
144
145 #define PARM_POWER_STATS           1
146
147 #endif /* _SIM_PORT_H */

```

- 128 bit flit width

```

[johng:~/git/hpc/A2/ORION3_0] master(+1/-1)* ± ./orion_router -test test.txt
No model provided. Running basic

INSTInbuffer:31578      INSTSoutbuffer:3510      INSTScrossbar:4608      INSTSswvc:16524      INSTSclkctrl:1032      Pleakage:1.59911      Pintern
al:38.1683      Pswlatching:19.4375      Ptotal:59.2049
INSTInbuffer:31578      INSTSoutbuffer:3510      INSTScrossbar:4608      INSTSswvc:16524      INSTSclkctrl:1032      Ainbuffer:147785      Aoutbuf
fer:16426.8      Acrossbar:16588.8      Aswvc:32387      Aclkctrl:1857.6      Atotal:215045
[johng:~/git/hpc/A2/ORION3_0] master(+1/-1)* ±

```

Figure 17: 6 input and output ports

The associated SIM_port.h file:

```

1  /*****
2  * Unit :
3  *   voltage : V
4  *   frequency : Hz
5  *
6  *****/
7
8  #ifndef _SIM_PORT_H
9  #define _SIM_PORT_H
10 /* Technology related parameters */
11 #define PARM_TechPoint 65
12 #define PARM_TRANSISTOR_TYPE NVT /* transistor type, HVT, NVT, or LVT */
13 #define PARM_Vdd 1.0
14 #define PARM_Freq 0.746e9
15 #define PARM_VDD_V PARM_Vdd
16 #define PARM_FREQ_Hz PARM_Freq
17 #define PARM_tr .2
18
19 /* router module parameters */
20 /* general parameters */
21 #define PARM_in_port 6 /* # of router input ports */
22 #define PARM_cache_in_port 0 /* # of cache input ports */
23 #define PARM_mc_in_port 0 /* # of memory controller input ports */
24 #define PARM_io_in_port 0 /* # of I/O device input ports */
25 #define PARM_out_port 6
26 #define PARM_cache_out_port 0 /* # of cache output ports */
27 #define PARM_mc_out_port 0 /* # of memory controller output ports */
28 #define PARM_io_out_port 0 /* # of I/O device output ports */
29 #define PARM_flit_width 128 /* flit width in bits */
30
31 /* virtual channel parameters */
32 #define PARM_v_class 1 /* # of total message classes */
33 #define PARM_v_channel 7 /* # of virtual channels per virtual message class */
34 #define PARM_cache_class 0 /* # of cache port virtual classes */
35 #define PARM_mc_class 0 /* # of memory controller port virtual classes */
36 #define PARM_io_class 0 /* # of I/O device port virtual classes */
37 /* ?? */
38 #define PARM_in_share_buf 0 /* do input virtual channels physically share buffers? */
39 #define PARM_out_share_buf 0 /* do output virtual channels physically share buffers? */
40 /* ?? */

```

```

41 #define PARM_in_share_switch 1 /* do input virtual channels share crossbar input ports?
   */
42 #define PARM_out_share_switch 1 /* do output virtual channels share crossbar output ports?
   */
43
44 /* crossbar parameters */
45 #define PARM_crossbar_model TRISTATE_CROSSBAR /* crossbar model type MATRIX_CROSSBAR,
   MULTREE_CROSSBAR, or TRISTATE_CROSSBAR (only for Orion3.0)*/
46 #define PARM_crsbar_degree 4 /* crossbar mux degree */
47 #define PARM_connect_type TRISTATE_GATE /* crossbar connector type */
48 #define PARM_trans_type NP_GATE /* crossbar transmission gate type */
49 #define PARM_crossbar_in_len 0 /* crossbar input line length, if known */
50 #define PARM_crossbar_out_len 0 /* crossbar output line length, if known */
51 #define PARM_xb_in_seg 0
52 #define PARM_xb_out_seg 0
53 /* HACK HACK HACK */
54 #define PARM_exp_xb_model SIM_NO_MODEL /* the other parameter is MATRIX_CROSSBAR */
55 #define PARM_exp_in_seg 2
56 #define PARM_exp_out_seg 2
57
58 /* input buffer parameters */
59 #define PARM_in_buf 1 /* have input buffer? */
60 #define PARM_in_buf_set 2
61 #define PARM_in_buf_rport 1 /* # of read ports */
62 #define PARM_in_buffer_type REGISTER /*buffer model type, SRAM or REGISTER*/
63
64 #define PARM_cache_in_buf 0
65 #define PARM_cache_in_buf_set 0
66 #define PARM_cache_in_buf_rport 0
67
68 #define PARM_mc_in_buf 0
69 #define PARM_mc_in_buf_set 0
70 #define PARM_mc_in_buf_rport 0
71
72 #define PARM_io_in_buf 0
73 #define PARM_io_in_buf_set 0
74 #define PARM_io_in_buf_rport 0
75
76 /* output buffer parameters */
77 #define PARM_out_buf 0
78 #define PARM_out_buf_set 2
79 #define PARM_out_buf_wport 1
80 #define PARM_out_buffer_type SRAM /*buffer model type, SRAM or REGISTER*/
81
82 /* central buffer parameters */
83 #define PARM_central_buf 0 /* have central buffer? */
84 #define PARM_cbuf_set 2560 /* # of rows */
85 #define PARM_cbuf_rport 2 /* # of read ports */
86 #define PARM_cbuf_wport 2 /* # of write ports */
87 #define PARM_cbuf_width 4 /* # of flits in one row */
88 #define PARM_pipe_depth 4 /* # of banks */
89
90 /* array parameters shared by various buffers */
91 #define PARM_wordline_model CACHE_RW_WORDLINE
92 #define PARM_bitline_model RW_BITLINE
93 #define PARM_mem_model NORMALMEM
94 #define PARM_row_dec_model GENERIC_DEC
95 #define PARM_row_dec_pre_model SINGLE_OTHER
96 #define PARM_col_dec_model SIM_NO_MODEL
97 #define PARM_col_dec_pre_model SIM_NO_MODEL
98 #define PARM_mux_model SIM_NO_MODEL
99 #define PARM_outdrv_model REG_OUTDRV
100
101 /* these 3 should be changed together */
102 /* use double-ended bitline because the array is too large */
103 #define PARM_data_end 2
104 #define PARM_amp_model GENERIC_AMP
105 #define PARM_bitline_pre_model EQU_BITLINE
106 // #define PARM_data_end 1
107 // #define PARM_amp_model SIM_NO_MODEL
108 // #define PARM_bitline_pre_model SINGLE_OTHER
109
110 /* switch allocator arbiter parameters */
111 #define PARM_sw_in_arb_model RR_ARBITER /* input side arbiter model type, MATRIX_ARBITER ,
   RR_ARBITER, QUEUE_ARBITER*/
112 #define PARM_sw_in_arb_ff_model NEG_DFF /* input side arbiter flip-flop model type */

```

```

113 #define PARM_sw_out_arb_model    RR_ARBITER /* output side arbiter model type, MATRIX_ARBITER
    */
114 #define PARM_sw_out_arb_ff_model  NEG_DFF   /* output side arbiter flip-flop model type */
115
116 /* virtual channel allocator arbiter parameters */
117 #define PARM_vc_allocator_type    TWO_STAGE_ARB /*vc allocator type, ONE_STAGE_ARB,
    TWO_STAGE_ARB, VC_SELECT*/
118 #define PARM_vc_in_arb_model      RR_ARBITER /*input side arbiter model type for TWO_STAGE_ARB.
    MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER*/
119 #define PARM_vc_in_arb_ff_model   NEG_DFF   /* input side arbiter flip-flop model type */
120 #define PARM_vc_out_arb_model     RR_ARBITER /*output side arbiter model type (for both
    ONE_STAGE_ARB and TWO_STAGE_ARB). MATRIX_ARBITER, RR_ARBITER, QUEUE_ARBITER */
121 #define PARM_vc_out_arb_ff_model  NEG_DFF   /* output side arbiter flip-flop model type */
122 #define PARM_vc_select_buf_type   REGISTER  /* vc-select buffer type, SRAM or REGISTER */
123
124 /*link wire parameters*/
125 #define WIRE_LAYER_TYPE           GLOBAL /*wire layer type, INTERMEDIATE or GLOBAL*/
126 #define PARM_width_spacing        DWIDTH_DSPACE /*choices are SWIDTH_SSPACE, SWIDTH_DSPACE,
    DWIDTH_SSPACE, DWIDTH_DSPACE*/
127 #define PARM_buffering_scheme     MIN_DELAY /*choices are MIN_DELAY, STAGGERED */
128 #define PARM_shielding            FALSE     /*choices are TRUE, FALSE */
129
130 /*clock power parameters*/
131 #define PARM_pipeline_stages      4         /*number of pipeline stages*/
132 #define PARM_H_tree_clock         0         /*1 means calculate H_tree_clock power, 0 means not
    calculate H_tree_clock*/
133 #define PARM_router_diagonal      442      /*router diagonal in micro-meter */
134
135 /* RF module parameters */
136 #define PARM_read_port            1
137 #define PARM_write_port           1
138 #define PARM_n_regs               64
139 #define PARM_reg_width            32
140
141 #define PARM_ndwl                  1
142 #define PARM_ndbl                  1
143 #define PARM_nspd                  1
144
145 #define PARM_POWER_STATS           1
146
147 #endif /* _SIM_PORT_H */

```