## TFE4152 Design of Integrated Circuits Digital Camera

Sara Roberg Ghabeli, Sigurd Hagen Tullander

Fall 2020

#### 1 Summary

In this project we have designed a digital camera controller and an analog exposure and readout circuit for a 2x2 pixel digital camera. The implemented digital camera controller allows the user to adjust exposure time, initiate exposure and reset the camera. The individual pixel circuits contain NMOS transistors used as switches for the digital circuit to control, a photodiode to sense light intensity, and a capacitor that the photodiode to charges up for the digitally set exposure time. The switches were dimensioned to minimize leakage current, and the capacitor's capacitance was chosen for maximal dynamic range. The analog circuit writes the first row of pixel voltages to two ADCs before writing the second row of pixel voltages to the same ADCs. The camera controller is designed to ensure that the voltages over the pixel capacitors are erased before a new exposure is initiated. Through Verilog and AIM-Spice simulations, it is shown that the camera works according to specifications. However, if process variations make the pixel switch transistors faster than typical, the images will be extremely poorly exposed due to vast leakage currents.

#### Contents

1	Sun	Summary							
2	2 Introduction								
3	The	ory		5					
	3.1	Analog	g circuit	5					
		3.1.1	Conceptual operation of pixel circuit	5					
		3.1.2	Dimensions for switch transistors	7					
		3.1.3	Value for $C_s$	8					
		3.1.4	Values for M3 and active load	8					
		3.1.5	Process variations	9					
	3.2	Digita	l camera controller	9					
		3.2.1	Finite state machine	10					
		3.2.2	Output timing	11					
4	Res	ults		12					
	4.1	Analog	g pixel circuit	12					
		4.1.1	Values and dimensions	12					
		4.1.2	Analog circuit simulation	13					
		4.1.3	Process variation simulations	13					
	4.2	Digita	l circuit	13					
		4.2.1	Digital circuit simulation	14					
5	Discussion								
	5.1 Process variation								
	5.2	Modul	ar digital design	16					
6	Con	onclusion							

References	17
Appendices	18
A Analog simulation graphs	18
B Spice code	22
C Verilog code	32

#### 2 Introduction

A digital camera can be divided into three base parts: a digital circuit taking user input and controlling the camera, an analog circuit responsible for turning varying light into varying voltages for each pixel of the camera, and another digital circuit processing and applying the voltages into a digital image. In this report, we will adress the design, simulation and verification of the digital camera controller and the analog circuit for a 2x2 pixel digital camera. The camera controller is a fully digital system that take input from two buttons to increase and decrease the exposure time, one button to reset the camera and one button to take a picture. The camera controller will based on this information provide the necessary control signals for the analog circuit to control the camera according to the specifications. The analog circuit is as the name suggests a fully analog system that captures light intensity in capacitors and send data about the image taken to an ADC. What happens with the signal after being sent to the ADC is beyond the scope of this report.

#### 3 Theory

#### 3.1 Analog circuit

The analog circuit has input signals delivered by the digital circuitry, and delivers its output to two ADCs. The analog circuit diagram is given in figure 1, where each of the four pixel block has the circuit given in figure 2.

In detail, the analog circuit consists of 4 pixels in a 2x2 array. Each pixel in the same row shares the same NRE (Not-REad) input which means they are sending data to the ADC at the same time. Each pixel in the same column share the same active load and readout wire, which means they need to send data to the ADC at different times.

#### 3.1.1 Conceptual operation of pixel circuit

Schematics for the pixel circuit is given in figure 2. It consists of a photo diode PD1, three switch transistors M1, M2 and M4, one buffer transistor M3 and a charge storage capacitor  $C_S$ . The photo diode is modeled by a diode and an ideal current source in parallel. The current source outputs a current  $I_D$  that is proportional to the illumination intensity on that particular pixel. This current is used to charge the transistor  $C_S$ . Ideally, we want that all of  $I_D$  flows through M1 and into  $C_S$  when EXPOSE is HIGH and all of  $I_D$  flows back through the diode in the photo diode model when EXPOSE is LOW. In that way the voltage on node N2 when EXPOSE has been HIGH for a time t is given by

$$V_{CS}(t) = \frac{1}{C_S} \int_0^t I_D(t) dt.$$
 (1)

This means the voltage  $V_{CS}$  is proportional to the total illumination on the pixel throughout




Figure 1: Analog circuit schematic. (Larsen, 2020)




Figure 2: Pixel cicuit schematic. (Larsen, 2020)

the exposure time, which is exactly what we want.

But since the camera is supposed to be reusable, we need a way to erase that charge before taking a new picture. That is what M2 is for. Ideally we want M2 to be a perfect switch, so that when ERASE is HIGH,  $C_S$  is instantly uncharged through M2 and when ERASE is LOW, M2 does not conduct any current at all.

For the readout we do not want to connect N2 directly to OUT, since the output wire might be very long and have a big capacitance. Instead, the voltage  $V_{CS}$  controls the conductance through a transistor M3. The higher  $V_{CS}$ , the lower conductance through M3 and higher voltage on OUT. In that way, the current required to control the voltage on the output wire is supplied through the active load in the top of each output wire, outside the pixel circit.

But since all pixels in the same column share the same output wire we need a way to unconnect N3 from OUT, and that is what M4 is for. M4 is supposed to be an ideal switch so that the pixel is driving OUT only when NRE is LOW.

#### 3.1.2 Dimensions for switch transistors

The transistors M1, M2 and M4 all function as switches, where a digital gate input decides whether the transistor should act as a short-circuit between drain and source, or as an open circuit. Since these transistors simply should have two possible states, it is key that the leakage current is minimized. This is particularly important for M1 and M2 to ensure that the voltage over  $C_s$  is as constant as possible during readout. In Analog Circuit Design by Tony Chan Carusone, one can that the subthreshold leakage current is given by

$$I_{off} = (n-1)\mu_n C_{ox} \left(\frac{W}{L}\right) \left(\frac{kT}{q}\right)^2 \exp\left(-qV_t/nkT\right)$$
 (2)

(Carusone & Johns & Martin, 2020, p. 43). In order to minimize this leakage current,  $\frac{W}{L}$  need to be as small as possible, meaning the smallest possible width W and the largest possible length L is desired. The technology used will limit the possible width and length of the transistor, thus W and L can be chosen accordingly.

#### 3.1.3 Value for $C_s$

To choose a suitable value for  $C_s$  spice simulations can be used. To know what values are the best we will look at the four corner cases for exposure time and light conditions. The corner cases will be denoted exposure-light, so for example max-min is maximum exposure time and minimum light. The voltage over  $C_s$  after exposure in each corner will get different values for different values of  $C_s$ . There are many possible approaches to how these corners should be tuned, and the one that we will apply is the following:

- Max-max corner should make  $C_s$  fully charged.
- Min-min corner should leave  $C_s$  uncharged.
- Min-max and max-min corners should make  $C_s$  half full charged.

The reason for why we want the corners to be like that is beyond the scope of this report.

#### 3.1.4 Values for M3 and active load




Figure 3: Simplified schematic for output voltage driving circuit.

Values for M3 and active load should be tuned for maximum dynamic range, but it will not have a very big impact since it is a very robust and self-regulating system. If we assume

 $C_{C1}$  and  $C_{C2}$  are very small, the output system can be simplified to figure 3. Essentially, the output voltage  $V_{OUT}$  depends on how the conductance in the uppermost and downmost transistor are relative to each other. These conductances are proportional to W/L in the transistors and they also vary with the gate-source voltages. To avoid unnecessary simplifications, it is best to decide these W/L-ratios from SPICE-simulations. The dynamic range is the difference between the output voltage when uncharged and fully charged, and it is preferable that it is as big as possible.

#### 3.1.5 Process variations

It is important to look at how process variations will impact an analog design. One way to do this is to look at the what is called FF, FS, SF and SS corners. F means fast, S means slow, the first letter is for NMOS and the second is for PMOS. For this design it is enough to look at how the switch transistors are affect by process variations. The values to measure in each corner is  $R_{DS}$  when switched off and on.

For curiosity we will also have a look at how these two corners affect the analog circuit as a whole.

#### 3.2 Digital camera controller

The digital input signals in the analog circuit need to be controlled by a digital circuit - the digital camera controller. The module interface for the digital camera controller is described in the figure below.




Figure 4: Overview of input and output pins for the camera controller module.

It has inputs *init*, *exp\_increase*, *exp\_decrease*, *clk* and *rst*. *clk* is controlled by an internal camera module, while the four other signals are controlled by the user. *init* is HIGH when the user presses the shutter button, *exp\_increase* is HIGH when the user wants to increase the exposure time, *exp\_decrease* is HIGH when the user wants to decrease the exposure time (and is overridden by *exp\_increase* if they conflict, i.e. if they are HIGH at the same time), and *rst* is HIGH when the user wishes to cancel any ongoing process, or reset the exposure time.

The outputs are NRE\_1, NRE\_2, ADC, EXPOSE and ERASE, all of which were described in section 3.1.

#### 3.2.1 Finite state machine

The wanted behaviour of the digital camera controller is described in the finite state machine (FSM) in figure 5.




Figure 5: The finite state machine for the digital camera controller.

In the FSM, there are three states. The camera starts in the idle state. In this state, the camera isn't in the process of taking any picture, so output signals EXPOSE and ADC should be LOW, and  $NRE\_1$  and  $NRE\_2$  should be HIGH. The camera should also prepare itself for a new picture in this state, so ERASE should be HIGH to erase any voltage from the potential previous exposure. The user should be able to adjust the exposure time with the signals  $exp\_increase$  and  $exp\_decrease$  in the idle state. These signals will respectively increase or decrease the exposure time with 1ms for each clock cycle they're HIGH to a minimum of 2ms and a maximum of 30ms. When the signal init is HIGH, the camera will enter the exposure state. The exception is if the rst input signal is HIGH. In any state, rst being HIGH should override any process and take the camera back to idle.

When the camera is entering the *exposure* state, *ERASE* should be set LOW and *EXPOSE* should be set HIGH to begin the exposure. If *rst* is HIGH at any time during *exposure*, the camera should return to the *idle* state. When the preset exposure time has passed, the camera should enter the *readout* state if *rst* is LOW. Exposure being finished is called *exp\_done* in figure 5.

The *readout* state is the final state, in which the data from the individual pixels are read and inputted in the ADC. First, *EXPOSE* should be set LOW since the exposure is done.

Then,  $NRE_{-1}$  should be LOW first at the same time as ADC is HIGH, to read from the top two pixels and input it to the ADC. Lastly,  $NRE_{-2}$  should be LOW at the same time as ADC is HIGH to do the same for the bottom two pixels. Exactly how the output signals should be will be properly explored in the next section. When the readout sequence is finished, called  $ro\_done$  in figure 5, the camera should enter the idle state again. As with the exposure state, rst being HIGH at any time should return the camera to idle. It is important that the camera stays in idle for at least one clock cycle before the user is able to take another picture, to ensure that the data of the previous photo is erased.

#### 3.2.2 Output timing

The desired time chart is illustrated in figure 6.




Figure 6: The desired time chart for the output signals of the digital camera controller. (Larsen, 2020)

In the idle state and exposure state, the output signals are as described in the previous subsection. Notably, ERASE is HIGH during idle and EXPOSE is HIGH during exposure. The readout state is more complex, as output signals are altered in every clock cycle. In the first cycle,  $T_3$  in the figure, EXPOSE is set LOW to end exposure before readout begins. From  $T_4$  to  $T_6$ ,  $NRE_1$  is set LOW, with ADC being HIGH in the middle  $T_5$ . This is to ensure that  $NRE_1$  is not transienting from HIGH to LOW or LOW to HIGH while the ADC is reading. In  $T_7$ ,  $NRE_1$  is set HIGH again. From  $T_8$  to  $T_{10}$ , the reading process repeats for  $NRE_2$ 

- Labie I. Chiosel Component values based on simulations. 17/ A incans not abbituab	Table 1: Chosen compon	nt values based	on simulations. N	/A means not	applicable.
---	------------------------	-----------------	-------------------	--------------	-------------

Component	W	L	C
M1	$1.08 \mu \mathrm{m}$	$1.08 \mu \mathrm{m}$	N/A
M2	$1.08 \mu \mathrm{m}$	$1.08 \mu \mathrm{m}$	N/A
M3	$5.04 \mu \mathrm{m}$	$0.36 \mu \mathrm{m}$	N/A
M4	$1.08 \mu \mathrm{m}$	$1.08 \mu \mathrm{m}$	N/A
MC1	$1.08 \mu \mathrm{m}$	$1.08 \mu \mathrm{m}$	N/A
MC2	$1.08 \mu \mathrm{m}$	$1.08 \mu \mathrm{m}$	N/A
$C_S$	N/A	N/A	2pF

to read the bottom two pixels. In the last clock cycle of the state,  $T_{11}$ ,  $NRE_{-2}$  is set HIGH again to end the readout. It can be noted that the *readout* state has a fixed duration of 9 clock cycles, as the only state with a fixed duration.

#### 4 Results

#### 4.1 Analog pixel circuit

#### 4.1.1 Values and dimensions

The transistor technology used limits the width to

$$1.08\mu \text{m} \le W \le 5.04\mu \text{m}$$
 (3)

and limits the length to

$$0.36\mu \text{m} \le L \le 1.08\mu \text{m}$$
 (4)

(Larsen, 2020). As explained in section 3.1.2, W/L should be as small as possible to reduce leakage current. Therefore the length and width of the switch transistors will be  $1.08\mu m$ .

CS was tuned to 2pF. The output from simulations with this value for the exposure-light corners min-min, min-max, max-min and max-max are shown respectively in figures 9, 10, 11 and 12 in appendix A. These simulations were done by transient analysis of the voltage over  $C_S$  while applying photodiode current and exposure time for the corner cases. The resulting voltage over  $C_S$  is the value at the end of the exposure time.

For M3 and the active load the dynamic range was largest when W/L for M3 was as large as possible and W/L for MC1 and MC2 as small as possible. The simulation used for this is as follows: Simulate a transient analysis on the netlist for the full analog circuit, set  $NRE_{-}1$  LOW and  $NRE_{-}2$  HIGH. ERASE should first be HIGH a little while, then when it gets LOW,

Table 2:  $R_{DS}$  for an NMOS switch in the fast, typical and slow corners.

Corner	Off	On
FF	$5G\Omega$	$500 \mathrm{k}\Omega$
TT	$500 \mathrm{G}\Omega$	$750 \mathrm{k}\Omega$
SS	$50 \mathrm{T}\Omega$	$1 \mathrm{M}\Omega$

EXPOSE goes HIGH, and it should be HIGH long enough for the voltage on the OUT wires to reach its maximum value. The dynamic range is then the difference between the maximum and minimum of this curve. The graph from this simulation with final value is shown in figure 13 in appendix A.

#### 4.1.2 Analog circuit simulation

The simulation of the full analog circuit is shown in figure 17. In this simulation the exposure time was 5ms and the pixels 11, 12, 21 and 22 were exposed by photodiode currents of 750pA, 50pA, 300pA and 100pA respectively.

#### 4.1.3 Process variation simulations

The simulation results for  $R_{DS}$  as a function of  $V_{GS}$  for a single NMOS are shown in figures 14, 15 and 16 for FF, TT and SS corners respectively. Table 2 shows what  $R_{DS}$  values this gives when switched fully on and off.

Results from full analog circuit simulation in FF and SS corners are shown in figures 18 and 19 respectively.

#### 4.2 Digital circuit

The Verilog code for the digital camera controller is included in appendix 6, and the module interface is shown in figure 7.

exp\_time is a 5-bit internal register that holds the exposure time in milliseconds. The exposure time is 16ms by default, which is the middle value between the minimum 2ms and the maximum 30ms. exp\_time is only adjusted if exp\_increase, exp\_decrease or rst is HIGH. This means that after a picture is taken, the exposure time is not reset, allowing the user to take multiple pictures in the same lighting without having to tune the exposure time back after each picture. If the user presses the reset button in any of the three states, exp\_time will return to its default value of 16.

cnt is, like exp\_time, an internal, 5-bit register. When the camera state switches to exposure or readout, cnt is set to the duration of the state in clock cycles minus one. For every clock cycle in the state thereafter, cnt will decrement. After cnt has reached 0, the state will switch to the next one. The clock frequency is specified as 1kHz in this camera, meaning

#### camera controller




Figure 7: Overview of input and output pins as well as internal registers for the camera controller module.

that one clock cycle lasts for 1ms. The state's duration in clock cycles thus equals its duration in milliseconds. This means that cnt will be set to  $exp\_time - 1$  when the state switches to  $exp\_sure$ , and 8 when the state switches to readout.

state is a 2-bit internal register that holds the state the camera will be in the next clock cycle, respresented by an integer. 0 represents the *idle* state, 1 respresents *exposure*, and 2 represents *readout*. It is important to note that whenever *state* is set to 0, *ERASE* is set to HIGH at the same time, i.e. at the rising edge of the same clock cycle. The camera will therefore not operate as being in the *idle* state and allowing a new picture to be taken before the next rising edge of the clock. This ensures that *ERASE* always is HIGH for at least one clock cycle after a picture is taken or cancelled underway, as described in section 3.2.1.

#### 4.2.1 Digital circuit simulation

A showcase of the properties of the implemented camera controller is shown in figure 8. The first five signals in the list to the left are the input signals, the following five are the output signals, and the last three are the internal registers.




Figure 8: A waveform for the digital camera controller showcasing its properties.

Up until the 16th clock cycle in figure 8, the camera is in the *idle* state. All output signals

are true to the *idle* state as it is described in section 3.2.1; *ERASE*, *NRE\_1* and *NRE\_2* are HIGH, and *EXPOSE* and *ADC* are LOW. From the second clock cycle to the 16th, *exp\_increase* is HIGH. *exp\_time* increments for each clock cycle in this interval, until it reaches 30 at the 15th cycle and stays constant. This shows that the exposure time will not exceed 30ms, as specified in section 3.2.1. It has also been made a point from clock cycle seven to nine that *exp\_increase* overrides *exp\_decrease* where they collide, a behaviour which also was specified as intended in section 3.2.1.

In the 17th clock cycle, *init* is HIGH, which sends the camera into the *exposure* state. The output signals act accordingly as *ERASE* goes LOW and *EXPOSE* goes HIGH. *cnt* is set to 29 and begins decrementing for each clock cycle. The *exposure* state is stopped short at cycle 22, where *rst* goes high for one cycle. As desired, this returns the camera to the *idle* state and sets *exp\_time* back to its default, 16.

Then, from cycle 24 to 39, exp\_decrease is set LOW. exp\_time decrements as intended, and stays constant after it reaches the minimum of 2. In the 40th cycle, init is HIGH again, causing the camera to enter the exposure state. cnt is set to 1, and decrements for one cycle, after which it has reached 0. True to the FSM illustrated in figure 5, this prompts the camera to enter the readout state.

The *cnt* register is set to 8 as the camera switches to *readout*. It rightfully decrements for each clock cycle, and the output signals act exactly as specified for the *readout* state in figure 6. When the readout is finished, i.e. after *cnt* has reached 0, the camera enters the *idle* state again.

#### 5 Discussion

#### 5.1 Process variation

The values for  $R_{DS}$  for a switch transistor turned off is  $5G\Omega$  in FF,  $500G\Omega$  in TT and  $50T\Omega$ . For a voltage of 1V this means a leakage of 200pA in FF, and that is actually quite dramatic in our circuit. In SS however, a voltage of 1V means a leakage current of 20fA, and that is actually better for our circuit than the TT case.

The  $R_{DS}$  values when the transistors are switched on, however are not varying that much. The  $R_{DS}$  values for FF, TT and SS respectively are  $500\mathrm{k}\Omega$ ,  $750\mathrm{k}\Omega$  and  $1\mathrm{M}\Omega$ . To conduct a current of 1nA, the required voltages are respectively  $500\mu\mathrm{V}$ ,  $750\mu\mathrm{V}$  and 1mV. All these values are very small compared to  $V_{DD}$ , so when switched on, our transistors can be considered ideal conductors for practical purposes.

For the full analog circuit, we can see as expected that the way in which the FF corner increases leakage current has a dramatic impact on the system as a whole, while the way SS increases the on resistance does not make a big change. And the cool thing is that SS also reduces leakage current compared to TT, so that SS in total improves behaviour of our design.

#### 5.2 Modular digital design

In this project's digital circuit, only one module is used, which is illutrated in figure 7 and implemented in Verilog in appendix C. This choice may be controversial, as many prefer a more modular design. However, having several modules for this project seemed excessive and unnecessarily complex. This is a very simple, low-resolution, black-and-white camera, and the single-module implementation is not particularly challenging to read or understand. Modulisation was therefore opted out in this project. However, in a natural continuation of the project, such as increasing the resolution or enabling colour, dividing the digital design into modules is very much relevant.

#### 6 Conclusion

This project has proven through simulations that one can successfully implement a simple 2x2 digital camera controller in Verilog and an analog circuit for exposure and readout in AIM-Spice. Through user inputs, the camera controller will increase and decrease the exposure time to a minimum of 2ms and a maximum of 30ms, and initialize a photo. Each pixel successfully outputs voltages varying with the light conditions and exposure time, and the camera is able to read all the different pixel values individually to the ADCs. The camera suffers when process variations cause the switch transistors to be faster than typical - this will lead to a much darker photography than desired. It will however work exceptionally well if process variations cause slower switch transistors.

#### References

Larsen, B. B. (2020). TFE4152 - Design of integrated circuits 2020 Project description Digital camera. https://github.com/sigurdo/ic\_project/blob/main/design\_description.pdf Carusone, T. C. & Johns, D. A. & Martin, K. W. (2012). Analog Circuit Design (2nd ed.). John Wiley & Sons.

### Appendices

#### A Analog simulation graphs




Figure 9: Minimum exposure time - minimum light




Figure 10: Minimum exposure time - maximum light




Figure 11: Maximum exposure time - minimum light




Figure 12: Maximum exposure time - maximum light




Figure 13: Simulation for maximizing dynamic range of M3 and active load.




Figure 14: FF corner simulation of  $R_{DS}$  of NMOS switch as function of  $V_{GS}$ .  $V_{DS}=1.8\mathrm{V}$ .




Figure 15: TT corner simulation of  $R_{DS}$  of NMOS switch as function of  $V_{GS}$ .  $V_{DS}=1.8\mathrm{V}$ .




Figure 16: SS corner simulation of  $R_{DS}$  of NMOS switch as function of  $V_{GS}$ .  $V_{DS}=1.8\mathrm{V}$ .




Figure 17: Simulation of analog circuit. The color(node nr)'s are: red(2): EXPOSE, light green(3): ERASE, blue(4): NRE\_1, magenta(5): NRE\_2, light blue(6): OUT1, brown(7): OUT2, dark green(8):  $V_{C11}$ , mustard(9):  $V_{C12}$ , dark blue(10):  $V_{C21}$ , teal(11):  $V_{C22}$ .




Figure 18: FF corner simulation of full analog circuit. Colors are the same as in figure 17.




Figure 19: SS corner simulation of full analog circuit. Colors are the same as in figure 17.

#### B Spice code

Listing 1: SPICE code for full analog simulation.

```
[aimspice]
[description]
2050
* Pixel subcircuit
.include model_files/p18_cmos_models_ss.inc
.include model_files/PhotoDiode.cir
.param minW 1.08u
.param maxW 5.04u
.param maxL 1.08u
.param minL 0.36u
. param MIW minW
.param M1L maxL
.param M2W minW
.param M2L maxL
.param M3W maxW
.param M3L minL
.param M4W minW
.param M4L maxL
.param MCW minW
.param MCL maxL
.param CC_value 3p
.param CS_value 2p
. subckt pixel VDD VSS EXPOSE ERASE NRE OUT N2
.param I_D 150p
xPhotoDiode VDD 1 PhotoDiode Ipd_1 = I_D
* How to make NMOS: MX drain gate source bulk NMOS W= L=
M1 1 EXPOSE N2 VSS NMOS W=M1W L=M1L
M2 N2 ERASE VSS VSS NMOS W=M2W L=M2L
* How to make capacitor: CX node1 node2 value
CS N2 VSS CS_value
* How to make PMOS: MX source gate drain bulk PMOS W= L=
M3 3 N2 VSS VDD PMOS W=M3W L=M3L
M4 OUT NRE 3 VDD PMOS W=M4W L=M3L
. ends
. subckt load VDD VSS OUT
MC VDD OUT OUT VDD PMOS WEMCW LEMCL
```

# CC OUT VSS CC\_value .ends \* How to make pixel: \* xName VDD VSS xPixel11 1 0

VDD VSS EXPOSE ERASE NRE OUT N2pixel  $I_D =$ 0 2 3 4 6 8 pixel  $I_{-}D = 750p$ xPixel12 1 0 2 3 4 7 9 pixel  $I_D=50p$ xPixel21 1 0 2 3 5 6 10 pixel  $I_{-}D = 300p$ 2 7 xPixel22 1 0 3 5 11  $I_{-}D = 100p$ pixel

xLoad1 1 0 6 load xLoad2 1 0 7 load

#### VDD 1 0 dc $1.8\,\mathrm{v}$

- \* How to make pulse:
- \* V1 initial voltage; V2 peak voltage; TD initial delay time;
- \* Tr rise time; Tf fall time; pwf pulse-wise; and Period period.

*	Vname	N1	N2	pulse (	V1	V2	TD	$\operatorname{Tr}$	$\mathrm{Tf}$	PW	Period)
	vERASE	3	0	pulse (	0v	1.8V	$0 \mathrm{m}$	$1\mathrm{u}$	$1\mathrm{u}$	$1 \mathrm{m}$	15m)
	vEXPOSE	2	0	pulse (	0v	$1.8\mathrm{v}$	$1 \mathrm{m}$	$1\mathrm{u}$	$1\mathrm{u}$	$5 \mathrm{m}$	15m)
	vNRE1	4	0	pulse (	$1.8\mathrm{v}$	0v	$7 \mathrm{m}$	$1 \mathrm{u}$	$1\mathrm{u}$	$3 \mathrm{m}$	15m)
	vNRE2	5	0	pulse (	$1.8\mathrm{v}$	$0\mathrm{v}$	$11 \mathrm{m}$	$1\mathrm{u}$	$1\mathrm{u}$	$3 \mathrm{m}$	15m)

- \* vNRE1 4 0 dc 1.8 v
- \* vNRE2 5 0 dc 0v
- \* How to make transient analysis: .TRAN TSTEP TSTOP
- . plot TRAN V(2) V(3) V(4) V(5) V(6) V(7) V(8) V(9) V(10) V(11)

```
[tran]
100n
15m
X
X
0
[ana]
4 0
[end]
```

Listing 2: SPICE code for CS value simulation.

```
[aimspice]
[description]
2030
```

- \* Simulation to tune CS
- .include model\_files/p18\_cmos\_models\_tt.inc
- .include model\_files/PhotoDiode.cir

- .param minW 1.08u
- .param maxW 5.04u
- .param maxL 1.08u
- .param minL 0.36u
- .param MIW minW
- .param M1L maxL
- .param M2W minW
- .param M2L maxL
- .param M3W maxW
- .param M3L minL
- .param M4W minW
- .param M4L maxL
- .param MCW minW
- .param MCL maxL
- .param CC\_value 3p
- .param CS\_value 2p
- . subckt pixel VDD VSS EXPOSE ERASE NRE OUT N2
- .param I\_D 150p
- $xPhotoDiode VDD 1 PhotoDiode Ipd_1 = I_D$
- \* How to make NMOS: MX drain gate source bulk NMOS W= L= M1 1 EXPOSE N2 VSS NMOS W=M1W L=M1L M2 N2 ERASE VSS VSS NMOS W=M2W L=M2L
- $\ast$  How to make capacitor: CX node1 node2 value CS N2 VSS CS\_value
- \* How to make PMOS: MX source gate drain bulk PMOS W= L= M3 3 N2 VSS VDD PMOS W=M3W L=M3L M4 OUT NRE 3 VDD PMOS W=M4W L=M3L
- . ends
- . subckt load VDD VSS OUT MC VDD OUT OUT VDD PMOS W=MCW L=MCL CC OUT VSS CC\_value
- . ends
- \* How to make pixel:

*	xName	VDD	VSS	EXPOSE	ERASE	NRE	OUT	N2	pixel	ID=
	xPixel11	1	0	2	3	4	6	8	pixel	$I_{-}D = 750p$
	xPixel12	1	0	2	3	4	7	9	pixel	$I_D=50p$
	xPixel21	1	0	2	3	5	6	10	pixel	$I_D = 300p$
	xPixel22	1	0	2	3	5	7	11	pixel	$I_{D} = 100p$

```
xLoad1 1 0 6 load
xLoad2 1 0 7 load
VDD 1 0 dc 1.8 v
* How to make pulse:
* V1 - initial voltage; V2 - peak voltage; TD - initial delay time;
* Tr - rise time; Tf - fall time; pwf - pulse-wise; and Period - period.
* Vname
            N1
                 N2
                        pulse (
                                  V1
                                           V2
                                                  TD
                                                        \operatorname{Tr}
                                                              Tf
                                                                    PW
                                                                         Period)
  vERASE
                                  0v
             3
                   0
                        pulse (
                                         1.8V
                                                  0 \mathrm{m}
                                                              1u
                                                                     1m
                                                                             40m)
                                                        1u
  vEXPOSE
             2
                   0
                                  0v
                                        1.8 \, \mathrm{v}
                                                              1 u
                                                                    30 m
                                                                             40m)
                        pulse (
                                                  1m
                                                        1u
* vNRE1
             4
                   0
                        pulse (1.8 v
                                           0v
                                                  7m
                                                                     3m
                                                                             15m
                                                        1u
                                                              1u
* vNRE2
             5
                   0
                        pulse (1.8 v
                                           0v
                                                 11m
                                                        1u
                                                              1u
                                                                     3m
                                                                             15m)
  vNRE1
             4
                   0
                        dc
                                1.8\,\mathrm{v}
  vNRE2
                   0
                        dc
                                1.8\,\mathrm{v}
             5
* How to make transient analysis: .TRAN TSTEP TSTOP
. plot TRAN V(8)
[tran]
100 \,\mathrm{n}
40 \mathrm{m}
Χ
Χ
0
[ana]
4 0
[end]
           Listing 3: SPICE code for M3 and active load values simulation.
[aimspice]
[description]
2050
* M3 and active load simulation
.include model_files/p18_cmos_models_tt.inc
.include model_files/PhotoDiode.cir
.param minW 1.08u
.param maxW 5.04u
.param maxL 1.08u
.param minL 0.36u
.param MIW minW
.param M1L maxL
.param M2W minW
.param M2L maxL
.param M3W maxW
.param M3L minL
```

- . param M4W minW
- .param M4L maxL
- . param MCW minW
- . param MCL maxL
- .param CC\_value 3p
- .param CS\_value 2p
- . subckt pixel VDD VSS EXPOSE ERASE NRE OUT N2
- .param I\_D 150p
- $xPhotoDiode VDD 1 PhotoDiode Ipd_1 = I_D$
- \* How to make NMOS: MX drain gate source bulk NMOS W= L= M1 1 EXPOSE N2 VSS NMOS W=M1W L=M1L

M2 N2 ERASE VSS VSS NMOS W=M2W L=M2L

- \* How to make capacitor: CX node1 node2 value CS N2 VSS CS\_value
- \* How to make PMOS: MX source gate drain bulk PMOS W= L= M3 3 N2 VSS VDD PMOS W=M3W L=M3L M4 OUT NRE 3 VDD PMOS W=M4W L=M3L . ends
- . subckt load VDD VSS OUT MC VDD OUT OUT VDD PMOS W=MCW L=MCL CC OUT VSS CC\_value
- .ends
- \* How to make pixel:

*	xName	VDD	VSS	EXPOSE	ERASE	NRE	OUT	N2	pixel	$I_D =$
	xPixel11	1	0	2	3	4	6	8	pixel	$I_{-}D = 750p$
	xPixel12	1	0	2	3	4	7	9	pixel	ID=50p
	xPixel21	1	0	2	3	5	6	10	pixel	$I_{-}D = 300p$
	xPixel22	1	0	2	3	5	7	11	pixel	$I_{-}D = 100p$

xLoad1 1 0 6 load xLoad2 1 0 7 load

#### $VDD\ 1\ 0\ dc\ 1.8\,v$

- \* How to make pulse:
- \* V1 initial voltage; V2 peak voltage; TD initial delay time;
- \* Tr rise time; Tf fall time; pwf pulse-wise; and Period period.
- PW Period) N2V2TD  $\operatorname{Tr}$ Tf\* Vname N1pulse ( V1vERASE 0 1.8V $0 \mathrm{m}$ 3 pulse ( 0v1 u 1u1m $15\mathrm{m}$ vEXPOSE2 0 pulse ( 0v $1.8 \, \mathrm{v}$ 1m1u 1u13m15m) \* vNRE1 0 pulse (1.8 v 4 0v7m1u1u3m15m\* vNRE2 5 0 pulse (1.8 v 0v $11 \mathrm{m}$ 3m1u1u15m)

```
vNRE1
            4
                  0
                      dc
                                0v
  vNRE2
                  0
            5
                      dc
                              1.8\,\mathrm{v}
* How to make transient analysis: .TRAN TSTEP TSTOP
. plot TRAN V(2) V(3) V(6)
[tran]
100n
15m
Χ
Χ
0
[ana]
4 0
[end]
              Listing 4: SPICE code for process variations simulation.
[aimspice]
[description]
352
* Corner simulations for camera
.include model_files/p18_cmos_models_ss.inc
.param minW 1.08u
.param maxW 5.04u
.\,param\ maxL\ 1.08\,u
.param minL 0.36u
* How to make NMOS:
* MX drain gate source bulk NMOS W=
                                            L=
  M1
         1
                       0
                             0 NMOS W=minW L=maxL
* VX + - DC(value)
  V1 1 0 DC( 1.8v)
  V2 2 0 DC(
                0v)
. plot rds(M1)
[dc]
1
V2
0
1.8
0.001
[ana]
1 0
```

#### [end]

#### Listing 5: SPICE code for CMOS FF models.

- $.param proc_delta = 1.10$
- .param  $vt_shift = -0.15$
- .include model\_files/p18\_model\_card.inc

#### Listing 6: SPICE code for CMOS TT models.

- $.param proc_delta = 1.0$
- $.\,param\ vt\_shift\ =\ 0.0$
- .include model\_files/p18\_model\_card.inc

#### Listing 7: SPICE code for CMOS SS models.

- $.\,param\ proc\_delta\,=\,0.90$
- $.param vt_shift = 0.15$
- $. include \ model\_files/p18\_model\_card.inc$

#### Listing 8: SPICE code for CMOS models.

- \* p18 model card
- .MODEL NMOS NMOS

+ VERSION	=	3.1
-----------	---	-----

+ LEVEL $=$	49 NOIMOD	=	1	TNOM =	
$\begin{array}{ccc} 2.70E+01 \\ + TOX &= \\ NCH \end{array}$	'4.1E-9/proc_de = 2.33	elta' BE+17	XJ	= 1.00E-0	)7
+ VTH0 =	'0.36+vt_shift', 4.14E-03	·	=	5.84E-01	K2
+ K3 = =	1.01E-03 1.00E-07	КЗВ	=	2.20E+00	W0
+ NLX = DVT1W =	1.81E-07 0.00E+00	DVT0W	=	0.00E+00	
+ DVT2W = DVT1 =	0.00E+00 4.38E-01	DVT0	=	1.73E+00	
+ DVT2 = proc_delta;	-3.70E-04 UA =		= 8E-09	$^{\prime}260*$ proc_delta	*
+ UB = VSAT =	2.26E-18 1.03E+05	TTO	=	5.46E-11	
+ A0 = =	1.92E+00 -1.52E-09	AGS	=	4.20E-01	В0
+ B1 = =	-9.92E-08 6.61E-04	KETA	=	-7.16E-03	A1
+ A2 = PRWG =	8.89E-01 4.92E-01	RDSW	=	1.12E+02	
+ PRWB = WINT =	-2.02E-01 $-2.12E-09$	WR	=	1.00E+00	

```
+ LINT =
                                XL
                                                                XW
                1.12E-08
                                                -2.00E-08
                 -1.00E-08
+ DWG
                -3.82E-09
                                DWB
                                                8.63E-09
   VOFF
                   -8.82E-02
                                        CIT
+ NFACTOR
                        2.30E+00
                                                        0.00E+00
                 =
           CDSC
                           2.40E-04
+ CDSCD =
                0.00E+00
                                CDSCB
                                                0.00E+00
   ETA0
                   3.13E-03
+ ETAB =
                1.00E+00
                                DSUB
                                                2.25E-02
   PCLM
                   7.20E-01
                  2.15E-01
                                        PDIBLC2 = 2.23E-03
+ PDIBLC1
           PDIBLCB =
                           1.00E-01
                                PSCBE1
+ DROUT =
                8.01E-01
                                                5.44E+08
   PSCBE2
                   1.00E-03
+ PVAG =
                                DELTA
                1.00E-12
                                                1.00E-02
   RSH
                   6.78E+00
+ MOBMOD
                   1.00E+00
                                        PRT
                                                = 0.00E+00
           UTE
                        -1.50E+00
                  =
+ KT1
                -1.10E-01
                                KT1L
                                                0.00E+00
   KT2
                   2.19E-02
+ UA1
                4.28E-09
                                UB1
                                                -7.62E-18
   UC1
                   -5.57E-11
+ AT
                3.30E+04
                                WL
                                                0.00E+00
                   1.00E+00
   WLN
                                WWN
                                                1.00E+00
+WW
                0.00E+00
                   0.00E+00
  WWL
                0.00E+00
                                LLN
                                                1.00E+00
                                                                LW
+ LL
                0.00E+00
+ LWN =
                1.00E+00
                                LWL
                                                0.00E+00
   CAPMOD =
                   2.00E+00
+ XPART =
                5.00E-01
                                CGDO
                                                6.98E - 10
   CGSO
                 7.03E-10
+ CGBO =
                1.00E-12
                                CJ
                                                 ^{9.8e-4/proc_delta}
   , PB
                         7.34E-01
     =
+ MJ
                3.63E-01
                                CJSW
                                                 ^{,2.4}e-10/
   proc_delta '
                  PBSW
                                  4.71E-01
+ MJSW =
                1.00E-01
                                CJSWG
                                                3.29E-10
   PBSWG
                   4.66E - 01
+ MJSWG =
                                \operatorname{CF}
                1.00E-01
                                                0.00E+00
   PVTH0
                   -7.16E-04
                                PK2
+ PRDSW =
                -6.66E-01
                                                5.92E-04
   WKETA
                   2.14E-04
                                PU0
+ LKETA =
                -1.51E-02
                                                3.36E+00
   PUA
                   -1.31E-11
+ PUB
                0.00E+00
                                PVSAT
                                                1.25E+03
   PETA0
                  1.00E-04
+ PKETA =
                                KF
                                                4.46E - 29
                6.45E-04
                                        =
```

#### .MODEL PMOS PMOS

```
+ VERSION
                           3.1
+ LEVEL =
                  49
                           NOIMOD
                                             1
+ TNOM =
                                                      ^{\prime}4.1E-9/proc_{-}delta
                  2.70E+01
                                    TOX
          XJ
                             1.00E-07
                                                      ,-0.39-vt_shift
+ NCH
                                    VTH0
         =
                  4.12E+17
                               5.50E-01
            K1
                      =
+ K2
                  3.50E-02
                                                      0.00E+00
                                    K3
   K3B
                      1.20E+01
            =
+ W0
                  1.00E-06
                                    NLX
                                                      1.25E-07
   DVT0W
                      0.00E+00
+ DVT1W =
                  0.00E+00
                                    DVT2W
                                                      0.00E+00
   DVT0
                      5.53E-01
+ DVT1 =
                  2.46E-01
                                    DVT2
                                                      1.00E-01
                                                                        U0
                    '110* proc_delta * proc_delta '
+ UA
                  1.44E-09
                                    UB
                                                      2.29E - 21
                                                                        UC
         =
                    -1.00E-10
+ VSAT
                  1.95E+05
                                    A0
                                                      1.72E+00
   AGS
                      3.80E-01
+ B0
                  5.87E-07
                                    В1
                                                      1.44E-06
   KETA
                      2.21\mathrm{E}{-}02
+ A1
                                    A2
                                                      3.00E - 01
                  4.66E-01
   RDSW
                      3.11E+02
+ PRWG =
                  5.00E-01
                                    PRWB
                                                      1.64E-02
                                                                        WR
                    1.00E+00
+ WINT
                  0.00E+00
                                    LINT
                                                      2.00E-08
                                                                        XL
                    -2.00E-08
+ XW
                  -1.00E-08
                                    DWG
                                                      -3.49E-08
   DWB
                      1.22E-09
+ VOFF
                                    NFACTOR =
                                                      2.00E+00
                  -9.80E-02
    CIT
                      0.00E+00
+ CDSC
                  2.40\mathrm{E}{-04}
                                    CDSCD
                                                      0.00E+00
   CDSCB
                      0.00E+00
                  1.12\,\mathrm{E}{-03}
                                    ETAB
                                                      -4.79E-04
+ ETA0
   DSUB
                      1.60E-03
+ PCLM =
                  1.50E+00
                                    PDIBLC1 =
                                                      3.00E-02
   PDIBLC2 =
                      -1.01E-05
                                             DROUT
+ PDIBLCB
                           1.00E-01
                                                               1.56E-03
             PSCBE1
                               4.91E+09
+ PSCBE2
                           1.64E-09
                                             PVAG
                                                               3.48E + 00
            DELTA
                               1.00E-02
                      =
+ RSH
                  7.69E+00
                                    MOBMOD
                                                      1.00E+00
   PRT
                      0.00E+00
+ UTE
                                    KT1
                                                      -1.09E-01
                  -1.49E+00
   KT1L
                      0.00E+00
```

```
2.18E-02
+ KT2
                                     UA1
                                                        4.27E-09
   UB1
                       -7.68E-18
+ UC1
                   -5.57E-11
                                     AT
                                                        3.31E+04
                                                                          WL
                    0.00E+00
                                                        0.00E+00
                   1.00E+00
                                     WW
+ WLN
   WWN
                       1.00E+00
+ WWL
                   0.00E+00
                                     LL
                                                        0.00E+00
   LLN
                      1.00E+00
+ LW
                   0.00E+00
                                                        1.00E+00
                                     LWN
   LWL
                      0.00E+00
+ CAPMOD
                            2.00E+00
                                              XPART
                                                                 5.00E-01
             CGDO
                      =
                                6.88E - 10
+ CGSO =
                   6.85E - 10
                                     CGBO
                                                        1.00E-12
                                                                          CJ
                     '1.2e-3/proc_delta'
+ PB
                   8.70E-01
                                                        4.20E - 01
                       ^{\prime}2.4e-10/\operatorname{proc_delta}
   CJSW
+ PBSW =
                   8.00E-01
                                     MJSW
                                                        3.57E-01
   CJSWG
                      4.24E{-}10
+ PBSWG =
                   8.00E-01
                                     MJSWG
                                                        3.56E-01
                                                                          \operatorname{CF}
                    0.00E+00
+ PVTH0 =
                   3.53E-03
                                     PRDSW
                                                        1.02E+01
   PK2
                      3.35E-03
+ WKETA =
                   3.52E-02
                                     LKETA
                                                        -2.06E-03
   PU0
                       -2.19E+00
+ PUA
                   -7.63E-11
                                     PUB
                                                        9.91E - 22
   {\rm PVSAT}
                      5.00E+01
+ PKETA =
                   -6.41E-03
                                     KF
                                                        1.29E-29
   PETA0
                       7.31E-05
```

Listing 9: SPICE code for photodiode subcircuit.

#### \* Photodiode circuit

 $.param Ipd_1 = 150p$ 

#### C Verilog code

Listing 10: Verilog code for camera controller.

```
// Title
                  : camera\_controller
// Design
                  : camera\_controller
// Author
                  : sigurdht
// Company
                   : NTNU
// File
                  : C: \setminus \textit{Users} \setminus \textit{Sigurd} \setminus \textit{OneDrive} - \textit{NTNU} \setminus \textit{elsys} \setminus \textit{semester5} \setminus \textit{ic} \setminus \textit{ic\_project} \setminus \textit{verilor}
// Generated
                  : Tue Nov 3 15:17:41 2020
// From
                  : interface description file
// By
                  : Itf2Vhdl ver. 1.22
// Description :
'timescale 1 ns / 1 ps
//\{\{\ Section\ below\ this\ comment\ is\ automatically\ maintained
// and may be overwritten
//{module {camera_controller}}
module camera_controller ( init ,exp_increase ,exp_decrease ,
     {\tt clk \ , rst \ , NRE\_1 \ , NRE\_2 \ , ADC \ , expose \ , erase \ );}
//}} End of automatically maintained section
input wire init;
input wire exp_increase ;
input wire exp_decrease ;
input wire clk;
input wire rst ;
output reg NRE_1 ;
output reg NRE_2 ;
output reg ADC ;
output reg expose ;
output reg erase ;
reg [4:0] exp_time;
reg [4:0] cnt;
reg [1:0] state;
// -- Enter your statements here -- //
```

```
initial begin
    NRE_1 = 1;
    NRE_2 = 1;
    ADC = 0;
    expose = 0;
    erase = 1;
    \exp_{\text{time}} = 5'd16;
    cnt = 5'd0;
    state = 2'd0;
end
always @(posedge clk) begin
    if (rst) begin
         // Reset: Go to idle state
        NRE_{-1} = 1;
        NRE_{-2} = 1;
        ADC = 0;
        expose = 0;
        erase = 1;
        \exp_{\text{time}} = 5'd16;
        cnt = 5'd0;
         state = 2'd0;
    end else begin
        case (state)
             2'd0: begin
                 // State is idle
                 if (init) begin
                      // Go to exposure state
                      erase = 0;
                      expose = 1;
                      cnt = exp\_time - 1;
                      state = 2'd1;
                 end else begin
                      if (exp_increase) begin
                          if (exp_time < 30) exp_time++;
                      end else if (exp_decrease) begin
                          if (exp_time > 2) exp_time --;
                      end
                 end
             \mathbf{end}
             2'd1: begin
                 // State is exposure
                 if (cnt > 0) begin
                     cnt --;
                 end else begin
```

```
// Go to readout state
                       expose = 0;
                       cnt = 5'd8;
                       state = 2'd2;
                  \mathbf{end}
             end
              2'd2: begin
                  // State is readout
                  if (cnt > 0) begin
                       case (cnt)
                           5'd8: NRE_1 = 0;
                           5'd7: ADC = 1;
                           5'd6: ADC = 0;
                           5'd5: NRE_1 = 1;
                           5'd4: NRE_2 = 0;
                           5'd3: ADC = 1;
                           5'd2: ADC = 0;
                           5'd1: NRE_2 = 1;
                       endcase
                       cnt --;
                  end else begin
                       // Go to idle state
                       erase = 1;
                       state = 2'd0;
                  end
              end
         endcase
    end
\quad \text{end} \quad
end module \\
```

Listing 11: Verilog code for camera controller testbench.

```
// Title
                         : testbench
// Design
                         : camera\_controller
// Author
                         : sigurdht
// Company
                         : NTNU
// File
                        : C: \setminus \textit{Users} \setminus \textit{Sigurd} \setminus \textit{OneDrive} - \textit{NTNU} \setminus \textit{elsys} \setminus \textit{semester5} \setminus \textit{ic} \setminus \textit{ic\_project} \setminus \textit{verile}
// Generated
                        : Tue Nov 3 15:07:12 2020
// From
                        : interface \ description \ file
// By
                         : Itf2Vhdl ver. 1.22
```

```
// Description :
'timescale 1 ms / 1 us
//{{ Section below this comment is automatically maintained
// and may be overwritten
//\{module \{testbench\}\}
module testbench ();
//}} End of automatically maintained section
// - Enter your statements here - //
reg init;
reg exp_increase;
reg exp_decrease;
reg clk;
reg rst;
wire NRE_1;
wire NRE_2;
wire ADC;
wire expose;
wire erase;
camera_controller camera_controller1(init, exp_increase, exp_decrease,
    clk, rst, NRE_1, NRE_2, ADC, expose, erase);
initial begin
    clk = 0;
    rst = 0;
    \exp_{-increase} = 0;
    \exp_{-decrease} = 0;
    init = 0;
    #1
    exp_increase = 1;
    exp\_decrease = 1;
    \exp_{-decrease} = 0;
    \exp_{-increase} = 0;
    init = 1;
    #1
    init = 0;
    #4
```

```
rst = 1;
     #1
     rst = 0;
     #1
     exp\_decrease = 1;
     #16
     \exp_{-}decrease = 0;
     init = 1;
     #1
     init = 0;
     #16
     finish;
\quad \text{end} \quad
always begin
     \#0.5
     clk = clk;
\quad \text{end} \quad
```