

# **CPU Design Progression Log**

### **Objective:**

Create a 4 bits adder/subtractor with your assigned number base

```
Your number base = Last TWO digits of your => student number mod 7 + 3

E.g student #: 12345678

Input Display

7 mod 7 + 3 = 3


Output Display

8 mod 7 + 3 = 1 + 3 = 4

Student will have their number system between 3..9
```

#### Checklist:

- MY INPUT NUMBER SYSTEM: 1 + 3 = 4
- MY OUTPUT NUMBER SYSTEM: 1 + 3 = 4
- Both input and output will be display on 7 Segment display devices with respect to their base system
- Design would have a switch to enter into a signed or unsigned system.
  - Signed system: A system which includes both (+) and (-) numbers, thus, in a 4 bits system, the number would be from -8..7.
  - Unsigned System: A system which includes only (+), thus, in a 4 bits system, the number would be from 0..15.



<sup>\*</sup> Student must submit work evidence (e.g. K-Map, Boolean Simplifications, Truth Table) for designing the MUX, and Decoder under this document

### Put all your evidence here and organize them properly


### **MUX Design**

1. Adder and Subtractor MUX (insert its working log here(truthtable, kmap and etc) and logisim design)


#### Truth Table:

А	not A	Cin (0 = add, 1 = sub)	MUX Output
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0

Reduce 3 inputs into 2 input; MUX Output = A XOR Cin



Four bit adder/subtractor with signed/unsigned system and overflow:



### **Decoder Design**

1. Input Decoder

### **SIGNED**:

Convert decimal to binary (mapping): 16 inputs (-8 to 7) map to 4 outputs (4 bits of binary number)

				1 3/								· · /				
Decimal	-8	-7	-6	-5	-4	-3	-2	-1	0	1	2	3	4	5	6	7
Input Letter	А	В	С	D	Е	F	G	Н	-	J	K	Г	М	N	0	Р
Binary (4 bit 2's comp)	1000	1001	1010	1011	1100	1101	1110	1111	0000	0001	0010	0011	0100	0101	0110	0111


Boolean equations for each bit of binary number:

$$B_3 = A + B + C + D + E + F + G + H$$

$$B_2 = E + F + G + H + M + N + O + P$$

$$B_1 = C + D + G + H + K + L + O + P$$

$$B_0 = B + D + F + H + J + L + N + P$$



Decimal	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Input Letter	А	В	С	D	E	F	G	Н	I	J	К	L	М	N	0	Р
Binary (4 bit 2's comp)	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111


Boolean equations for each bit of binary number:


$$B_3 = I + J + K + L + M + N + O + P$$

$$B_2 = E + F + G + H + M + N + O + P$$

$$B_1 = C + D + G + H + K + L + O + P$$

$$B_0 = B + D + F + H + J + L + N + P$$





Custom 8-input OR Gate (because every boolean equation is 8 ORs):

### 4-bit MUX

Toggle between the signed vs unsigned value based on the sign value

Inputs: A3, A2, A1, A0 (unsigned values), B3, B2, B1, B0 (signed values), sign=0 for unsigned, sign=1 for signed

Output: C3, C2, C1, C0  $\rightarrow$  correct value


Boolean equations:

$$C3 = (A3 * \overline{sign}) + (B3 * sign)$$

$$C2 = (A2 * \overline{sign}) + (B2 * sign)$$

$$C1 = (A1 * \overline{sign}) + (B1 * sign)$$

$$C0 = (A0 * \overline{sign}) + (B0 * sign)$$




#### 2. Output Decoder

4 inputs: 4 bits of binary number B0, B1, B2, B3, B3 MSB, B0 LSB

### SIGNED:

Truth Table:


В3	B2	B1	В0	Decimal	Output Letter	Boolean Equation
1	0	0	0	-8	А	<u>B0</u> * <u>B1</u> * <u>B2</u> * <u>B3</u>
1	0	0	1	-7	В	$B0 * \overline{B1} * \overline{B2} * B3$
1	0	1	0	-6	С	$\overline{B0} * B1 * \overline{B2} * B3$
1	0	1	1	-5	D	$B0 * B1 * \overline{B2} * B3$
1	1	0	0	-4	E	$\overline{B0} * \overline{B1} * B2 * B3$
1	1	0	1	-3	F	B0 * <del>B1</del> * B2 * B3
1	1	1	0	-2	G	B0 * B1 * B2 * B3
1	1	1	1	-1	Н	B0 * B1 * B2 * B3
0	0	0	0	0	I	$\overline{B0} * \overline{B1} * \overline{B2} * \overline{B3}$
0	0	0	1	1	J	$B0 * \overline{B1} * \overline{B2} * \overline{B3}$
0	0	1	0	2	К	$\overline{B0} * B1 * \overline{B2} * \overline{B3}$
0	0	1	1	3	L	$B0 * B1 * \overline{B2} * \overline{B3}$
0	1	0	0	4	М	$\overline{B0} * \overline{B1} * B2 * \overline{B3}$
0	1	0	1	5	N	B0 * <del>B1</del> * B2 * <del>B3</del>
0	1	1	0	6	0	B0 * B1 * B2 * B3
0	1	1	1	7	Р	B0 * B1 * B2 * <del>B</del> 3




#### Truth Table:

	Tabl					
В3	B2	B1	В0	Decimal	Output Letter	Boolean Equation
0	0	0	0	0	А	$\overline{B0} * \overline{B1} * \overline{B2} * \overline{B3}$
0	0	0	1	1	В	$B0 * \overline{B1} * \overline{B2} * \overline{B3}$
0	0	1	0	2	С	$\overline{B0} * B1 * \overline{B2} * \overline{B3}$
0	0	1	1	3	D	$B0 * B1 * \overline{B2} * \overline{B3}$
0	1	0	0	4	Е	$\overline{B0} * \overline{B1} * B2 * \overline{B3}$
0	1	0	1	5	F	B0 * <del>B1</del> * B2 * <del>B3</del>
0	1	1	0	6	G	$\overline{B0} * B1 * B2 * \overline{B3}$
0	1	1	1	7	Н	B0 * B1 * B2 * <del>B</del> 3
1	0	0	0	8	I	<u>B0</u> * <u>B1</u> * <u>B2</u> * <u>B3</u>
1	0	0	1	9	J	B0 * <del>B1</del> * <del>B2</del> * B3
1	0	1	0	10	К	<u>B0</u> * B1 * <u>B2</u> * B3
1	0	1	1	11	L	B0 * B1 * <del>B2</del> * B3
1	1	0	0	12	М	B0 * B1 * B2 * B3
1	1	0	1	13	N	B0 * <del>B1</del> * B2 * B3

1	1	1	0	14	0	B0 * B1 * B2 * B3
1	1	1	1	15	Р	B0 * B1 * B2 * B3



Custom 4-input AND gate (every boolean equation is 4 ANDs):



### 16-bit MUX

Toggle between the signed vs unsigned value based on the sign value

Inputs: A0, B0, C0, D0, E0, F0, ... P0 (unsigned values), A1, B1, C1, D1, E1, F1, ... P1 (signed values), sign=0 for unsigned, sign=1 for signed

Output: A, B, C, D, E, ...  $P \rightarrow correct\ value$ 

Boolean equations:

$$A = (A0 * \overline{sign}) + (A1 * sign)$$


$$B = (B0 * \overline{sign}) + (B1 * sign)$$

$$B = (B0 * \overline{sign}) + (B1 * sign)$$

...

$$P = (P0 * \overline{sign}) + (P1 * sign)$$

### **7 Segment**



## Input (map decimal to base 4)

Digit	Α	В	С	D	Е	F	G
0	0	1	1	1	1	1	1
1	0	0	0	1	0	0	1
2	1	0	1	1	1	1	0
3	1	0	1	1	0	1	1

### SIGNED:

	Base 10	Base 4		Disp	splay 1						Disp	lay 0					
			A2	A1	B1	C1	D1	E1	F1	G1	A0	В0	C0	D0	E0	F0	G0
А	-8	-20	1	1	0	1	1	1	1	0	0	1	1	1	1	1	1
В	-7	-13	1	0	0	0	1	0	0	1	1	0	1	1	0	1	1
С	-6	-12	1	0	0	0	1	0	0	1	1	0	1	1	1	1	0
D	-5	-11	1	0	0	0	1	0	0	1	0	0	0	1	0	0	1
Е	-4	-10	1	0	0	0	1	0	0	1	0	1	1	1	1	1	1
F	-3	-03	1	0	1	1	1	1	1	1	1	0	1	1	0	1	1
G	-2	-02	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0
Н	-1	-01	1	0	1	1	1	1	1	1	0	0	0	1	0	0	1
I	0	00	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1
J	1	01	0	0	1	1	1	1	1	1	0	0	0	1	0	0	1
К	2	02	0	0	1	1	1	1	1	1	1	0	1	1	1	1	0
L	3	03	0	0	1	1	1	1	1	1	1	0	1	1	0	1	1
М	4	10	0	0	0	0	1	0	0	1	0	1	1	1	1	1	1
N	5	11	0	0	0	0	1	0	0	1	0	0	0	1	0	0	1
0	6	12	0	0	0	0	1	0	0	1	1	0	1	1	1	1	0

Р	7	13	0	0	0	0	1	0	0	1	1	0	1	1	0	1	1
•	,	. •	ľ	•	"		•	ľ		•	•	~				•	•


Input	Base 10	Base 4		Disp	isplay 1						Disp	lay 0					
			A2	A1	B1	C1	D1	E1	F1	G1	A0	В0	C0	D0	E0	F0	G0
Α	0	00	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1
В	1	01	0	0	1	1	1	1	1	1	0	0	0	1	0	0	1
С	2	02	0	0	1	1	1	1	1	1	1	0	1	1	1	1	0
D	3	03	0	0	1	1	1	1	1	1	1	0	1	1	0	1	1
E	4	10	0	0	0	0	1	0	0	1	0	1	1	1	1	1	1
F	5	11	0	0	0	0	1	0	0	1	0	0	0	1	0	0	1
G	6	12	0	0	0	0	1	0	0	1	1	0	1	1	1	1	0
Н	7	13	0	0	0	0	1	0	0	1	1	0	1	1	0	1	1
I	8	20	0	1	0	1	1	1	1	0	0	1	1	1	1	1	1
J	9	21	0	1	0	1	1	1	1	0	0	0	0	1	0	0	1
К	10	22	0	1	0	1	1	1	1	0	1	0	1	1	1	1	0
L	11	23	0	1	0	1	1	1	1	0	1	0	1	1	0	1	1
М	12	30	0	1	0	1	1	0	1	1	0	1	1	1	1	1	1
N	13	31	0	1	0	1	1	0	1	1	0	0	0	1	0	0	1

0	14	32	0	1	0	1	1	0	1	1	1	0	1	1	1	1	0
Р	15	33	0	1	0	1	1	0	1	1	1	0	1	1	0	1	1

Using truth table, map using boolean equation by OR the letter inputs that turn each segment on

MUX: segOn = (signedMap() \* sign) + (unsignedMap() \* (not sign))

Full circuit (signed + unsigned + MUX):




## Output (map decimal to base 3)

Digit	А	В	С	D	Е	F	G
0	0	1	1	1	1	1	1
1	0	0	0	1	0	0	1
2	1	0	1	1	1	1	0

### SIGNED:


Input	Base 10	Base 3	Disp	lay 2		Disp	lay 1					Display 0							
			A2	D2	G2	A1	B1	C1	D1	E1	F1	G1	Α0	В0	C0	D0	E0	F0	G0
А	-8	-22	1			1	0	1	1	1	1	0	1	0	1	1	1	1	0
В	-7	-21	1			1	0	1	1	1	1	0	0	0	0	1	0	0	1
С	-6	-20	1			1	0	1	1	1	1	0	0	1	1	1	1	1	1
D	-5	-12	1			0	0	0	1	0	0	1	1	0	1	1	1	1	0
Е	-4	-11	1			0	0	0	1	0	0	1	0	0	0	1	0	0	1
F	-3	-10	1			0	0	0	1	0	0	1	0	1	1	1	1	1	1
G	-2	-02	1			0	1	1	1	1	1	1	1	0	1	1	1	1	0
Н	-1	-01	1			0	1	1	1	1	1	1	0	0	0	1	0	0	1
I	0	00				0	1	1	1	1	1	1	0	1	1	1	1	1	1

J	1	01		0	1	1	1	1	1	1	0	0	0	1	0	0	1
K	2	02		0	1	1	1	1	1	1	1	0	1	1	1	1	0
L	3	10		0	0	0	1	0	0	1	0	1	1	1	1	1	1
М	4	11		0	0	0	1	0	0	1	0	0	0	1	0	0	1
N	5	12		0	0	0	1	0	0	1	1	0	1	1	1	1	0
0	6	20		1	0	1	1	1	1	0	0	1	1	1	1	1	1
Р	7	21		1	0	1	1	1	1	0	0	0	0	1	0	0	1




Input	Base 10	Base 3	Disp	lay 2		Disp	lay 1					Display 0							
			A2	D2	G2	A1	B1	C1	D1	E1	F1	G1	Α0	В0	C0	D0	E0	F0	G0
А	0	00				0	1	1	1	1	1	1	0	1	1	1	1	1	1
В	1	01				0	1	1	1	1	1	1	0	0	0	1	0	0	1
С	2	02				0	1	1	1	1	1	1	1	0	1	1	1	1	0
D	3	10				0	0	0	1	0	0	1	0	1	1	1	1	1	1
Е	4	11				0	0	0	1	0	0	1	0	0	0	1	0	0	1
F	5	12				0	0	0	1	0	0	1	1	0	1	1	1	1	0
G	6	20				1	0	1	1	1	1	0	0	1	1	1	1	1	1
Н	7	21				1	0	1	1	1	1	0	0	0	0	1	0	0	1
I	8	22				1	0	1	1	1	1	0	1	0	1	1	1	1	0
J	9	100		1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1
K	10	101		1	1	0	1	1	1	1	1	1	0	0	0	1	0	0	1
L	11	102		1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0
М	12	110		1	1	0	0	0	1	0	0	1	0	1	1	1	1	1	1
N	13	111		1	1	0	0	0	1	0	0	1	0	0	0	1	0	0	1
0	14	112		1	1	0	0	0	1	0	0	1	1	0	1	1	1	1	0

							_				_	_	_					_
Р	15	120	1	1	1	0	1	1	1	1	0	0	1	1	1	1	1	1




MUX: segOn = (signedMap() \* sign) + (unsignedMap() \* (not sign))

Suffix 0 = unsigned, suffix 1 = signed



### Put all 3 circuits above together:



### Output Overflow:


If overflow=1 then do not output anything

Boolean equation:

segOn = sevensegmap() \* (not overflow)

For segments that are turned on to display Err:

segOn = sevensegmap() \* (not overflow) + overflow



# Main Circuit:

