











Sheet: /V3S_Power/
File: SBC.kicad_sch

Title:

Size: A4
KiCad E.D.A. 10.0.5

Date:

Rev:
Id: 2/6



Sheet: /V3S_I0/
File: io.kicad_sch


Title:


Size: A4 Date:

KiCad E.D.A. 10.0.5

Rev:

Id: 3/6





The schematic diagram illustrates the Ethernet PHY circuit for the HR911105A. The circuit is powered by a +3.3V supply and ground (GND). The J1 connector (HR911105A) is connected to the PHY_LINK and PHY_ACTIVITY signals. The circuit includes resistors R13 (330r) and R14 (330r). The output signals are E_TXP, E_TXN, E_RXP, and E_RXN. The circuit also includes capacitors C51, C52, C56, C57 (10nF, 0402) and C49, C48 (100nF, 0402).

Rev:
Id: 5/6

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /USB/ File: usb.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 10.0.5		Id: 6/6