

# **AN2810**

# Configuration of USB7002/USB7006/USB7016/ USB705x

Author: Andrew Rogers

Microchip Technology Inc.

#### 1.0 INTRODUCTION

The USB7002/USB7006/USB7016/USB7050/USB7051/USB7052/USB7056 can be configured:

- Via SMBus during start-up configuration stage (SOC\_CFG)
- · Via SMBus during hub operational stages (during runtime)
- Via One-Time Programmable (OTP) memory
- Via a USB interface during hub operational stages (during runtime)
- · Via an external Serial Peripheral Interface (SPI) Flash

**SMBus Configuration:** The hub may be configured via the SMBus target interface during the hub's start-up configuration stage (or SOC\_CFG). To hold the hub in the SOC\_CFG stage, the CONFIG\_STRAP pins must be set with the correct configuration mode (CONFIG1 for USB7002/ USB7016/USB7051/US7052/USB7056, CONFIG3 for USB7006, and CONFIG1, 2, 3, or 5 for USB7050) and the SMBus target clock and data pins must be sampled as 'high' (10k pull-up resistors to 3.3V recommended) at power-on or when RESET\_N is deasserted. Once in the configuration stage, any of the registers may be reconfigured. The hub waits in SOC\_CFG indefinitely until it receives the special Attach command.

After the hub has exited the SOC\_CFG stage, the configuration registers may still be manipulated via SMBus. This may be useful for enabling an external SOC to control the hub's GPIOs or to check certain hub status registers.

**OTP Memory:** The hub's registers may be configured via the hub's internal OTP memory. Any register may be given a new default value. The OTP memory is 8 kB, and each bit within the OTP memory may be set once, but never cleared. The OTP commands are loaded sequentially, so it is possible to overwrite a previously programmed register setting by programming that register subsequently with a new value. The OTP memory may be programmed via the USB interface or via SMBus.

**USB Interface:** All registers are accessible from the USB host using vendor-specific commands issued to the hub's internal Hub Feature Controller device.

**External SPI Memory Device:** If a custom firmware image is being used and executed from an attached SPI memory device, the configuration registers may also be configured within the SPI image. This method mimics the OTP configuration method and is referred to as "pseudo-OTP."

#### 1.1 Sections

This document includes the following topics:

- · Hub Operational Mode on page 3
- · Register Map on page 4
- SMBus Configuration on page 146
- USB Runtime Memory Access on page 152
- · OTP Configuration on page 154
- Hub Product IDs on page 171
- Physical and Logical Port Mapping on page 172

# **AN2810**

#### 1.2 References

The following documents should be referenced when using this application note. See your Microchip representative for availability.

- USB7002 Data Sheet
- · USB7006 Data Sheet
- USB7016 Data Sheet
- · USB7050 Data Sheet
- USB7051 Data Sheet
- USB7052 Data Sheet
- USB7056 Data Sheet
- MPLAB<sup>®</sup> Connect Configuration Tool
- System Management Bus Specification, Version 1.0

#### 2.0 HUB OPERATIONAL MODE

#### 2.1 Hub Configuration Stages


The hub is configured in three stages. The SOC\_CFG stage is only entered if the CONFIG\_STRAP pins are set with the correct configuration mode (CONFIG1 for USB7002/USB7016/USB7051/US7052/USB7056, CONFIG3 for USB7006, and CONFIG1, 2, 3, or 5 for USB7050) and the SMBus target interface pins (data and clock) are both sampled as 'high' at start-up. During this stage, the hub allows an external SOC to configure the registers. The hub waits in SOC CFG until it receives the special Attach command.

After SOC\_CFG is complete (or if SOC\_CFG is bypassed), the hub loads its OTP memory contents and manipulates the registers based on the OTP configuration.

**Note:** In the event that SMBus manipulates a register in the SOC\_CFG stage and the same register is modified within the OTP memory, the configuration value as set within the OTP memory takes priority.

Figure 1 explains the hub start-up flow.

#### FIGURE 1: HUB CONFIGURATION OPERATIONAL MODE FLOWCHART



**Note:** Because the OTP configuration registers are loaded after the SOC\_CFG stage, it is possible for configuration registers modified in the SOC\_CFG stage to be overwritten in the CFG\_OTP stage. If a register is modified in both the SOC\_CFG and OTP\_CFG stages (an OTP patch was programmed to the hub OTP), then the register value as written in the OTP\_CFG stage takes effect.

#### 2.2 SMBus Protocol

The SMBus protocol is a flexible 2-pin serial protocol used for low-speed communication between integrated circuits. The protocol consists of an SMBCLK pin generated by the SMBus controller and a bi-directional SMBDATA pin that can be driven by a controller or target. The bus requires a pull-up resistor on both SMBCLK and SMBDATA to function. The hub configures the pins as Open/Drain buffers, where the driver either tristates the pin or drives the pin to GND. The input threshold for the high level ranges from 1.2V to 3.3V, allowing the hub to communicate with a large sample of SOCs on the market. Refer to the System Management Bus Specification for more details on the timing specifications of the bus.

**Note:** Traditionally, the SMBus and I<sup>2</sup>C protocols use the terminologies, "master" and "slave." The equivalent Microchip terminologies used in this document are "controller" and "target."

## 3.0 REGISTER MAP

Note: It is recommended not to modify the current values of Reserved bits to avoid operation failure.

## 3.1 Configuration Registers (Base Address: BF80\_0000h)

TABLE 1: CONFIGURATION REGISTERS MEMORY MAP

|        | Config  | uration Registers | Base Address: BF80_0                   | 000h                     |
|--------|---|-------------------|--|--------------------------|
| Offset | R/W   | Name              | Function                               | Modification Stage       |
| 0000h  | R   | DEV_REV           | Device Revision Register               | Configuration            |
| 0908h  | R/W   | PIO96_OEN         | PIO[96:64] Output Enable Register      | Runtime or Configuration |
| 0918h  | R/W   | PIO96_IEN         | PIO[96:64] Input Enable Register       | Runtime or Configuration |
| 0928h  | R/W   | PIO96_OUT         | PIO[96:64] Output Register             | Runtime or Configuration |
| 0938h  | R/W   | PIO96_IN          | PIO[96:64] Input Register              | Runtime or Configuration |
| 0948h  | R/W   | PIO96_PU          | PIO[96:64] Pull-Up Resistor Register   | Runtime or Configuration |
| 0958h  | 0958h R/W PIO96_PD PIO[96:64] Pull-Down Resistor  |                   | PIO[96:64] Pull-Down Resistor Register | Runtime or Configuration |
| 0968h  | 68h R/W PIO96_OD                                  |                   | PIO[96:64] Open Drain Mode Register    | Runtime or Configuration |
| 09E8h  | E8h R/W PIO96_DEB                                 |                   | PIO[96:64] Debounce Register           | Runtime or Configuration |
| 0C04h  | R/W   | PF1_CTL           | Programmable Function 1 Control        | Runtime or Configuration |
| 0C05h  | R/W   | PF2_CTL           | Programmable Function 2 Control        | Runtime or Configuration |
| 0C06h  | R/W   | PF3_CTL           | Programmable Function 3 Control        | Runtime or Configuration |
| 0C07h  | R/W   | PF4_CTL           | Programmable Function 4 Control        | Runtime or Configuration |
| 0C08h  | R/W   | PF5_CTL           | Programmable Function 5 Control        | Runtime or Configuration |
| 0C09h  | R/W   | PF6_CTL           | Programmable Function 6 Control        | Runtime or Configuration |
| 0C0Ah  | OCOAh R/W PF7_CTL Programmable Function 7 Control |                   | Runtime or Configuration               |                          |
| 0C0Bh  | R/W   | PF8_CTL           | Programmable Function 8 Control        | Runtime or Configuration |

TABLE 1: CONFIGURATION REGISTERS MEMORY MAP (CONTINUED)

| Configuration Registers |              | uration Registers | Base Address: BF80               | Base Address: BF80_0000h    |  |  |
|-------------------------|--------------|-------------------|----------------------------------|-----------------------------|--|--|
| Offset                  | R/W          | Name              | Function                         | Modification Stage          |  |  |
| 0C0Ch                   | R/W          | PF9_CTL           | Programmable Function 9 Control  | Runtime or<br>Configuration |  |  |
| 0C0Dh                   | R/W          | PF10_CTL          | Programmable Function 10 Control | Runtime or Configuration    |  |  |
| 0C0Eh                   | R/W          | PF11_CTL          | Programmable Function 11 Control | Runtime or Configuration    |  |  |
| 0C0Fh                   | R/W          | PF12_CTL          | Programmable Function 12 Control | Runtime or Configuration    |  |  |
| 0C10h                   | R/W          | PF13_CTL          | Programmable Function 13 Control | Runtime or Configuration    |  |  |
| 0C11h                   | R/W          | PF14_CTL          | Programmable Function 14 Control | Runtime or Configuration    |  |  |
| 0C12h                   | R/W          | PF15_CTL          | Programmable Function 15 Control | Runtime or Configuration    |  |  |
| 0C13h                   | R/W          | PF16_CTL          | Programmable Function 16 Control | Runtime or Configuration    |  |  |
| 0C14h                   | R/W          | PF17_CTL          | Programmable Function 17 Control | Runtime or Configuration    |  |  |
| 0C15h                   | R/W          | PF18_CTL          | Programmable Function 18 Control | Runtime or Configuration    |  |  |
| 0C16h                   | R/W PF19_CTL |                   | Programmable Function 19 Control | Runtime or Configuration    |  |  |
| 0C17h                   | R/W          | PF20_CTL          | Programmable Function 20 Control | Runtime or Configuration    |  |  |
| 0C18h                   | R/W          | PF21_CTL          | Programmable Function 21 Control | Runtime or Configuration    |  |  |
| 0C19h                   | R/W          | PF22_CTL          | Programmable Function 22 Control | Runtime or Configuration    |  |  |
| 0C1Ah                   | R/W          | PF23_CTL          | Programmable Function 23 Control | Runtime or Configuration    |  |  |
| 0C1Bh                   | R/W          | PF24_CTL          | Programmable Function 24 Control | Runtime or Configuration    |  |  |
| 0C1Ch                   | R/W          | PF25_CTL          | Programmable Function 25 Control | Runtime or Configuration    |  |  |
| 0C1Dh                   | R/W          | PF26_CTL          | Programmable Function 26 Control | Runtime or Configuration    |  |  |
| 0C1Eh                   | R/W          | PF27_CTL          | Programmable Function 27 Control | Runtime or Configuration    |  |  |
| 0C1Fh                   | R/W          | PF28_CTL          | Programmable Function 28 Control | Runtime or Configuration    |  |  |
| 0C20h                   | R/W          | PF29_CTL          | Programmable Function 29 Control | Runtime or Configuration    |  |  |
| 0C21h                   | R/W          | PF30_CTL          | Programmable Function 30 Control | Runtime or Configuration    |  |  |
| 0C22h                   | R/W          | PF31_CTL          | Programmable Function 31 Control | Runtime or<br>Configuration |  |  |
| 3000h                   | R/W          | VID_LSB           | Vendor ID LSB                    | Configuration               |  |  |
| 3001h                   | R/W          | VID_MSB           | Vendor ID MSB                    | Configuration               |  |  |
| 3002h                   | R/W          | PID_LSB           | Product ID LSB                   | Configuration               |  |  |
| 3003h                   | R/W          | PID_MSB           | Product ID MSB                   | Configuration               |  |  |
| 3004h                   | R/W          | DID_LSB           | Device ID LSB                    | Configuration               |  |  |

TABLE 1: CONFIGURATION REGISTERS MEMORY MAP (CONTINUED)

| Configuration Registers |     |  | Base Address: BF80_00                                | )00h                     |
|-------------------------|-----|--|--|--------------------------|
| Offset                  |     |  | Function   | Modification Stage       |
| 3005h                   | R/W | DID_MSB                                      | Device ID MSB  | Configuration            |
| 3006h                   | R/W | HUB_CFG1                                     | Hub Configuration Data Byte 1                        | Configuration            |
| 3007h                   | R/W | HUB_CFG2                                     | Hub Configuration Data Byte 2                        | Configuration            |
| 3008h                   | R/W | HUB_CFG3                                     | Hub Configuration Data Byte 3                        | Configuration            |
| 3009h                   | R/W | HUB_NRD                                      | Hub Non-Removable Device                             | Configuration            |
| 300Ah                   | R/W | PORT_DIS_S                                   | Port Disable = Self Powered                          | Configuration            |
| 300Bh                   | R/W | PORT_DIS_B                                   | Port Disable – Bus Powered                           | Configuration            |
| 300Ch                   | R/W | H_MAXP_S                                     | Hub Max Power - Self Powered                         | Configuration            |
| 300Dh                   | R/W | H_MAXP_B                                     | Hub Max Power – Bus Powered                          | Configuration            |
| 300Eh                   | R/W | HC_MAXP_S                                    | Hub Feature Controller Max Current -<br>Self Powered | Configuration            |
| 300Fh                   | R/W | HC_MAXP_B                                    | Hub Feature Controller Max Current -<br>Bus Powered  | Configuration            |
| 3010h                   | R/W | PWR_ON_TIME                                  | Power-On Time Register                               | Configuration            |
| 3013h                   | R/W | MFR_STR_INDEX                                | Manufacturer String Index Register                   | Configuration            |
| 3014h                   | R/W | PRD_STR_INDEX                                | Product String Index Register                        | Configuration            |
| 3015h                   | R/W | SER_STR_INDEX                                | Serial String Index Register                         | Configuration            |
| 30D0h                   | R   | BC_EN Battery Charging Enable Status Registe |  | Runtime                  |
| 30E1h                   | R/W | OCS_LOCKOUT                                  | Start OCS Lockout Timer Register                     | Configuration            |
| 30E5h                   | R   | PORT_PWR_STAT                                | Port Power Status                                    | Runtime                  |
| 30E6h                   | R   | USB2_TEST_MODE                               | USB2 Test Mode Register                              | Runtime or Configuration |
| 30E7h                   | R/W | HS_TRESP_TIMEOUT                             | LPM Turnaround Timeout                               | Configuration            |
| 30E9h                   | R/W | ENABLE_OCS_LEGACY                            | Enable OCS Legacy Register                           | Configuration            |
| 30EAh                   | R/W | OCS_MIN_WIDTH                                | OCS Minimum Width Register                           | Configuration            |
| 30EBh                   | R/W | OCS_INACTIVE_TIMER                           | ACTIVE_TIMER OCS Inactive Timer                      |                          |
| 30FAh                   | R/W | HUB_PRT_SWAP                                 | /AP Hub Port Swap Register                           |                          |
| 30FBh                   | R/W | HUB_PRT_REMAP_12                             | Hub Port Remap 1-2 Register                          | Configuration            |
| 30FCh                   | R/W | HUB_PRT_REMAP_34                             | Hub Port Remap 3-4 Register                          | Configuration            |
| 30FDh                   | R/W | HUB_PRT_REMAP_56                             | Hub Port Remap 5-6 Register                          | Configuration            |
| 30FEh                   | R/W | HUB_PRT_REMAP_7                              | Hub Port Remap 7 Register                            | Configuration            |
| 3100h                   | R   | USB2_LINK_STATE1                             | USB2 Link State Port 0-3                             | Runtime                  |
| 3101h                   | R   | USB2_LINK_STATE2                             | USB2 Link State Port 4-7                             | Runtime                  |
| 3104h                   | R/W | USB2_HUB_CTL                                 | USB2 Hub Control                                     | Runtime                  |
| 3108h                   | R/W | USB2_BCDUSB                                  | USB2 Version BCD[15:0]                               | Configuration            |
| 318Ch                   | R/W | CNTLP  | Hub Control Portable Test                            | Runtime                  |
| 318Dh                   | R/W | EMBED_TEST_PORT_SEL                          | Embedded Hub Test Port Select                        | Runtime                  |
| 3194h                   | R   | USB2_HUB_STAT                                | USB2 Hub Status Register                             | Runtime                  |
| 3195h                   | R   | USB2_DN_SPEED41                              | USB2 Downstream Device Speed[4-1]                    | Runtime                  |
| 3196h                   | R   | USB2_DN_SPEED75                              | USB2 Downstream Device Speed[7-5]                    | Runtime                  |
| 3197h                   | R   | USB2_SUSP_IND                                | USB2 Suspend Indicator                               | Runtime                  |
| 3840h                   | R/W | USB3_HUB_CTL                                 | USB3 Hub Control                                     | Configuration            |
| 3841h                   | R/W | USB3_HUB_CTL2                                | USB3 Hub Control 2                                   | Configuration            |
| 3842h                   | R/W | USB3_HUB_CTL3                                | USB3 Hub Control 3                                   | Configuration            |

TABLE 1: CONFIGURATION REGISTERS MEMORY MAP (CONTINUED)

|        | Config | uration Registers             | Base Address: BF80_00                     | 000h                     |
|--------|--------|-------------------------------|---|--------------------------|
| Offset | R/W    | Name                          | Function                                  | Modification Stage       |
| 3843h  | R/W    | USB3_VBUS_DEB_PERIOD          | USB3 VBUS Debounce Register               | Configuration            |
| 3844h  | R/W    | USB3_HUB_CTL4                 | USB3 Hub Control 4                        | Configuration            |
| 3849h  | R/W    | USB3_HUB_CTL5                 | USB3 Hub Control 5                        | Configuration            |
| 3851h  | R      | USB30_HUB_STAT                | USB3 Hub Status Register                  | Runtime                  |
| 3857h  | R      | USB30_SUSP_IND                | USB3 Suspend Indicator                    | Runtime                  |
| 3858h  | R/W    | USB3_PRT_REMAP                | USB3 Port Remap Enable Register           | Configuration            |
| 3860h  | R/W    | USB3_PRT_REMAP_2AND1          | USB3 Port Remap Ports 1 and 2             | Configuration or Runtime |
| 3861h  | R/W    | USB3_PRT_REMAP_4AND3          | USB3 Port Remap Ports 3 and 4             | Configuration or Runtime |
| 3862h  | R/W    | USB3_PRT_REMAP_6AND5          | USB3 Port Remap Ports 5 and 6             | Configuration or Runtime |
| 3864h  | R/W    | USB3_PRT_REMP_REG_L<br>OCK    | USB3 Port Remap Lock Register             | Configuration or Runtime |
| 3865h  | R/W    | USB3_DYNAMIC_PRT_PO<br>WER_EN | USB3 Port Remap Dynamic Port Power Enable | Runtime                  |
| 3870h  | R      | PHY_STATE1                    | USB3 PHY States Register 1                | Runtime                  |
| 3874h  | R      | PHY_STATE2                    | USB3 PHY States Register 2                | Runtime                  |
| 3C00h  | R/W    | PORT_CFG_SEL_0                | PORT0 (Upstream) Port Power Select        | Configuration            |
| 3C04h  | R/W    | PORT_CFG_SEL_1                | PORT1 Port Power Select                   | Configuration            |
| 3C08h  | R/W    | PORT_CFG_SEL_2                | PORT2 Port Power Select                   | Configuration            |
| 3C0Ch  | R/W    | PORT_CFG_SEL_3                | PORT3 Port Power Select                   | Configuration            |
| 3C10h  | R/W    | PORT_CFG_SEL_4                | PORT4 Port Power Select                   | Configuration            |
| 3C14h  | R/W    | PORT_CFG_SEL_5                | PORT5 Port Power Select                   | Configuration            |
| 3C18h  | R/W    | PORT_CFG_SEL_6                | PORT6 Port Power Select                   | Configuration            |
| 3C20h  | R/W    | USB_OCS_SEL_1                 | USB Port 1 OCS Source Select              | Configuration            |
| 3C24h  | R/W    | USB_OCS_SEL_2                 | USB Port 2 OCS Source Select              | Configuration            |
| 3C28h  | R/W    | USB_OCS_SEL_3                 | USB Port 3 OCS Source Select              | Configuration            |
| 3C2Ch  | R/W    | USB_OCS_SEL_4                 | USB Port 4 OCS Source Select              | Configuration            |
| 3C30h  | R/W    | USB_OCS_SEL_5                 | USB Port 5 OCS Source Select              | Configuration            |
| 3034h  | R/W    | USB_OCS_SEL_6                 | USB Port 6 OCS Source Select              | Configuration            |
| 3038h  | R/W    | USB_OCS_SEL_7                 | USB Port 7 OCS Source Select              | Configuration            |
| 3C40h  | R/W    | VBUS_PASS_THRU                | VBUS_DET Pass Through Register            | Configuration            |
| 3C50h  | R      | PORT_STAT_REG_0               | Port 0 (Upstream) Status Register         | Runtime                  |
| 3C54h  | R      | PORT_STAT_REG_1               | Port 1 Status Register                    | Runtime                  |
| 3C58h  | R      | PORT_STAT_REG_2               | Port 2 Status Register                    | Runtime                  |
| 3C5Ch  | R      | PORT_STAT_REG_3               | Port 3 Status Register                    | Runtime                  |
| 3C60h  | R      | PORT_STAT_REG_4               | Port 4 Status Register                    | Runtime                  |
| 3C64h  | R      | PORT_STAT_REG_5               | Port 5 Status Register                    | Runtime                  |
| 3C68h  | R      | PORT_STAT_REG_6               | Port 6 Status Register                    | Runtime                  |
| 3C6Ch  | R      | PORT_STAT_REG_7               | Port 7 Status Register                    | Runtime                  |
| 6086h  | R/W    | SS_P0_AFE_TEST_IN4            | USB3 Port 0 TX Pre-Driver                 | Configuration            |
| 60CAh  | R/W    | HS_P0_BOOST                   | USB Port 0 Boost Register                 | Configuration            |
| 60CCh  | R/W    | HS_P0_VSENSE                  | USB Port 0 VariSense Register             | Configuration            |
| 61C0h  | R      | SS_P0_LTSSM_STATE             | USB3 Port 0 LTSSM State                   | Runtime                  |

# **AN2810**

TABLE 1: CONFIGURATION REGISTERS MEMORY MAP (CONTINUED)

|                | Config | uration Registers     | Base Address: BF80_0               | 0000h              |
|----------------|--------|-----------------------|------------------------------------|--------------------|
| Offset         | R/W    | Name                  | Function                           | Modification Stage |
| 61D0h          | R/W    | SS_P0_TEST_PIPE_CTL_0 | USB3 Port 0 TX_MARGIN              | Configuration      |
| 6486h          | R/W    | SS_P1_AFE_TEST_IN4    | USB3 Port 1 TX Pre-Driver          | Configuration      |
| 64CAh          | R/W    | HS_P1_BOOST           | USB Port 1 Boost Register          | Configuration      |
| 64CCh          | R/W    | HS_P1_VSENSE          | USB Port 1 VariSense Register      | Configuration      |
| 65C0h          | R      | SS_P1_LTSSM_STATE     | USB3 Port 1 LTSSM State            | Runtime            |
| 65D0h          | R/W    | SS_P1_TEST_PIPE_CTL_0 | USB3 Port 1 TX_MARGIN              | Configuration      |
| 6886h          | R/W    | SS_P2_AFE_TEST_IN4    | USB3 Port 2 TX Pre-Driver          | Configuration      |
| 68CAh          | R/W    | HS_P2_BOOST           | USB Port 2 Boost Register          | Configuration      |
| 68CCh          | R/W    | HS_P2_VSENSE          | USB Port 2 VariSense Register      | Configuration      |
| 69C0h          | R      | SS_P2_LTSSM_STATE     | USB3 Port 2 LTSSM State            | Runtime            |
| 69D0h          | R/W    | SS_P2_TEST_PIPE_CTL_0 | USB3 Port 2 TX_MARGIN              | Configuration      |
| 6C86h          | R/W    | SS_P3_AFE_TEST_IN4    | USB3 Port 3 TX Pre-Driver          | Configuration      |
| 6CCAh          | R/W    | HS_P3_BOOST           | USB Port 3 Boost Register          | Configuration      |
| 6CCCh          | R/W    | HS_P3_VSENSE          | USB Port 3 VariSense Register      | Configuration      |
| 6DC0h          | R      | SS_P3_LTSSM_STATE     | USB3 Port 3 LTSSM State            | Runtime            |
| 6DD0h          | R/W    | SS_P3_TEST_PIPE_CTL_0 | USB3 Port 3 TX_MARGIN              | Configuration      |
| 7086h          | R/W    | SS_P4_AFE_TEST_IN4    | USB3 Port 4 TX Pre-Driver          | Configuration      |
| 70CAh          | R/W    | HS_P4_BOOST           | USB Port 4 Boost Register          | Configuration      |
| 70CCh          | R/W    | HS_P4_VSENSE          | USB Port 4 VariSense Register      | Configuration      |
| 71C0h          | R      | SS_P4_LTSSM_STATE     | USB3 Port 4 LTSSM State            | Runtime            |
| 71D0h          | R/W    | SS_P4_TEST_PIPE_CTL_0 | USB3 Port 4 TX_MARGIN              | Configuration      |
| 7486h          | R/W    | SS_P5_AFE_TEST_IN4    | USB3 Port 5 TX Pre-Driver          | Configuration      |
| 74CAh          | R/W    | HS_P5_BOOST           | USB Port 5 Boost Register          | Configuration      |
| 74CCh          | R/W    | HS_P5_VSENSE          | USB Port 5 VariSense Register      | Configuration      |
| 75C0h          | R      | SS_P5_LTSSM_STATE     | USB3 Port 5 LTSSM State            | Runtime            |
| 75D0h          | R/W    | SS_P5_TEST_PIPE_CTL_0 | USB3 Port 5 TX_MARGIN              | Configuration      |
| 78CAh          | R/W    | HS_P6_VSENSE          | USB Port 6 Boost Register          | Configuration      |
| 78CCh          | R/W    | SS_P6_TEST_PIPE_CTL_0 | USB Port 6 VariSense Register      | Configuration      |
| 0808-<br>080Bh | R/W    | USB2_SYS_CONFIG       | USB2 System Configuration Register | Configuration      |
| 0828-<br>082Bh | R/W    | USB3_SYS_CONFIG       | USB3 System Configuration Register | Configuration      |

# 3.2 Configuration Registers (Base Address: BFCF\_8000h or BF80\_9000)

## TABLE 2: CONFIGURATION REGISTERS MEMORY MAP

|        | Co  | onfiguration Registers   | Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus Config) |                                      |  |
|--------|-----|--------------------------|--|--------------------------------------|--|
| Offset | R/W | Name                     | Function   | Recommended<br>Modification<br>Stage |  |
| 0042h  | R/W | USB3_HUB_BCDUSB_LSB      | USB3 Hub BcdUSB LSB  | Configuration                        |  |
| 0043h  | R/W | USB3_HUB_BCDUSB_MSB      | USB3 Hub BcdUSB MSB  | Configuration                        |  |
| 0048h  | R/W | USB3_HUB_VID_LSB         | USB3 Hub Vendor ID LSB   | Configuration                        |  |
| 0049h  | R/W | USB3_HUB_VID_MSB         | USB3 Hub Vendor ID MSB   | Configuration                        |  |
| 004Ah  | R/W | USB3_HUB_PID_LSB         | USB3 Hub Product ID LSB  | Configuration                        |  |
| 004Bh  | R/W | USB3_HUB_PID_MSB         | USB3 Hub Product ID MSB  | Configuration                        |  |
| 004Ch  | R/W | USB3_HUB_DID_LSB         | USB3 Hub Device ID (bcdDevice) LSB                                 | Configuration                        |  |
| 004Dh  | R/W | USB3_HUB_DID_MSB         | USB3 Hub Device ID (bcdDevice) MSB                                 | Configuration                        |  |
| 004Eh  | R/W | USB3_HUB_MFR_STR_INDEX   | USB3 Hub Manufacturer String Index<br>Register                     | Configuration                        |  |
| 004Fh  | R/W | USB3_HUB_PRD_STR_INDEX   | USB3 Hub Product String Index Register                             | Configuration                        |  |
| 0050h  | R/W | USB3_HUB_SER_STR_INDEX   | USB3 Hub Serial String Index Register                              | Configuration                        |  |
| 005Bh  | R/W | USB3_HUB_ATTRIBUTES      | USB3 Hub Attributes Descriptor                                     | Configuration                        |  |
| 005Ch  | R/W | USB3_HUB_MAX_POWER       | USB3 Hub Max Power Descriptor                                      | Configuration                        |  |
| 00A2h  | R/W | USB3_HUB_NBR_PORTS       | USB3 Hub Number of Ports Descriptor                                | Configuration                        |  |
| 00A3h  | R/W | USB3_HUB_CHARACTERISTICS | USB3 Hub Characteristics Descriptor                                | Configuration                        |  |
| 00A5h  | R/W | UBS3_HUB_PWR2PWRGOOD     | USB3 Hub Power to Power Good<br>Descriptor                         | Configuration                        |  |
| 00AAh  | R/W | USB3_HUB_NON_REM         | USB3 Hub Characteristics Descriptor                                | Configuration                        |  |
| 00AEh  | R/W | USB3_HUB_LANG_ID         | USB3 Hub LANG_ID[15:0] Language Identifier                         | Configuration                        |  |
| 00B0h  | R/W | USB3_HUB_STR_CONTAINER   | USB3 Hub String Descriptor Container                               | Configuration                        |  |

## 3.3 Configuration Registers (Base Address: BFD2\_0000h)

TABLE 3: CONFIGURATION REGISTERS MEMORY MAP

| Configuration Registers |     |                   | Base Address: BFD2_0                          | 000h                              |
|-------------------------|-----|-------------------|---|-----------------------------------|
| Offset                  | R/W | Name              | Function                                      | Recommended<br>Modification Stage |
| 2864h                   | R/W | HFC_VID_LSB       | HFC Vendor ID LSB                             | Configuration                     |
| 2865h                   | R/W | HFC_VID_MSB       | HFC Vendor ID MSB                             | Configuration                     |
| 2866h                   | R/W | HFC_PID_LSB       | HFC Product ID LSB                            | Configuration                     |
| 2867h                   | R/W | HFC_PID_MSB       | HFC Product ID MSB                            | Configuration                     |
| 2868h                   | R/W | HFC_DID_LSB       | HFC Device ID (bcdDevice) LSB                 | Configuration                     |
| 2869h                   | R/W | HFC_DID_MSB       | HFC Device ID (bcdDevice) MSB                 | Configuration                     |
| 286Ah                   | R/W | HFC_MFR_STR_INDEX | USB2.0 HFC Manufacturer String Index Register | Configuration                     |
| 286Bh                   | R/W | HFC_PRD_STR_INDEX | USB2.0 HFC Product String Index<br>Register   | Configuration                     |
| 286Ch                   | R/W | HFC_SER_STR_INDEX | USB2.0 HFC Serial String Index Register       | Configuration                     |
| 28FAh                   | R/W | HFC_LANG_ID       | HFC LANG_ID[15:0] Language Identifier         | Configuration                     |
| 28FCh                   | R/W | HFC_STR_CONTAINER | HFC Product String Descriptor Container       | Configuration                     |
| 3202h                   | R/W | LANG_ID           | LANG_ID[15:0] Language Identifier             | Configuration                     |
| 3204h                   | R/W | MFG_STR           | Manufacturer String Descriptor                | Configuration                     |
| 3244h                   | R/W | PROD_STR          | Product String Descriptor                     | Configuration                     |
| 3400h                   | R/W | RUNTIME_FLAGS     | Runtime Flags Memory                          | Runtime or Configuration          |
| 3408h                   | R/W | RUNTIME_FLAGS2    | Runtime Flags 2 Memory                        | Runtime or Configuration          |
| 3412h                   | R/W | I2S_FEAT_SEL      | I2S Feature Select Register                   | Configuration                     |
| 3413h                   | R/W | I2S_HFEAT_SEL     | I2S HID Feature Select Register               | Configuration                     |
| 3419h                   | R/W | SMBUS_OTP_RES     | SMBUS OTP Result                              | Configuration                     |
| 341Bh                   | R/W | OTP_UDC_ENABLE    | OTP UDC Enumeration                           | Configuration                     |
| 341Eh                   | R/W | HUB_DEF_PIDM      | Hub PID MSB                                   | Configuration                     |
| 341Fh                   | R/W | HUB_DEF_PIDL      | Hub PID LSB                                   | Configuration                     |
| 3433h                   | R/W | BC_CONFIG_P1      | Port1 Battery Charging Configuration          | Configuration                     |
| 3434h                   | R/W | BC_CONFIG_P2      | Port2 Battery Charging Configuration          | Configuration                     |
| 3435h                   | R/W | BC_CONFIG_P3      | Port3 Battery Charging Configuration          | Configuration                     |
| 3436h                   | R/W | BC_CONFIG_P4      | Port4 Battery Charging Configuration          | Configuration                     |
| 3437h                   | R/W | BC_CONFIG_P5      | Port5 Battery Charging Configuration          | Configuration                     |
| 3438h                   | R/W | BC_CONFIG_P6      | Port6 Battery Charging Configuration          | Configuration                     |
| 3442h                   | R/W | FLEX_IN_PORT1     | FLEX_IN_Port1                                 | Configuration                     |
| 3443h                   | R/W | FLEX_IN_PORT2     | FLEX_IN_Port2                                 | Configuration                     |
| 3444h                   | R/W | FLEX_IN_PORT3     | FLEX_IN_Port3                                 | Configuration                     |
| 3445h                   | R/W | FLEX_IN_PORT4     | FLEX_IN_Port4                                 | Configuration                     |
| 3446h                   | R/W | FLEX_IN_PORT5     | FLEX_IN_Port5                                 | Configuration                     |
| 3447h                   | R/W | FLEX_IN_PORT6     | FLEX_IN_Port6                                 | Configuration                     |
| 3448h                   | R/W | FLEX_OUT_PORT1    | FLEX_OUT_Port1                                | Configuration                     |
| 3449h                   | R/W | FLEX_OUT_PORT2    | FLEX_OUT_Port2                                | Configuration                     |
| 344Ah                   | R/W | FLEX_OUT_PORT3    | FLEX_OUT_Port3                                | Configuration                     |
| 344Bh                   | R/W | FLEX_OUT_PORT4    | FLEX_OUT_Port4                                | Configuration                     |

TABLE 3: CONFIGURATION REGISTERS MEMORY MAP (CONTINUED)

|        | Config | uration Registers | Base Address: BFI            | D2_0000h                          |
|--------|--------|-------------------|------------------------------|-----------------------------------|
| Offset | R/W    | Name              | Function                     | Recommended<br>Modification Stage |
| 344Ch  | R/W    | FLEX_OUT_PORT5    | FLEX_OUT_Port5               | Configuration                     |
| 344Dh  | R/W    | FLEX_OUT_PORT6    | FLEX_OUT_Port6               | Configuration                     |
| 344Eh  | R/W    | FLEX_PRTCTL_PORT1 | FLEX_PRTCTL_Port1            | Configuration                     |
| 344Fh  | R/W    | FLEX_PRTCTL_PORT2 | FLEX_PRTCTL_Port2            | Configuration                     |
| 3450h  | R/W    | FLEX_PRTCTL_PORT3 | FLEX_PRTCTL_Port3            | Configuration                     |
| 3451h  | R/W    | FLEX_PRTCTL_PORT4 | FLEX_PRTCTL_Port4            | Configuration                     |
| 3452h  | R/W    | FLEX_PRTCTL_PORT5 | FLEX_PRTCTL_Port5            | Configuration                     |
| 3453h  | R/W    | FLEX_PRTCTL_PORT6 | FLEX_PRTCTL_Port6            | Configuration                     |
| 3454h  | R/W    | FLEX_VBUSDET      | FLEX_VBUSDET                 | Configuration                     |
| 3455h  | R/W    | FLEX_ATTACH_DELAY | FlexConnect Hub Attach Delay | Configuration                     |
| 3456h  | R/W    | ROLE_SWITCH_DELAY | Role Switch Delay            | Configuration                     |
| 346Ah  | R/W    | MFG_STR_LEN       | Manufacturer String Length   | Configuration                     |
| 3472h  | R/W    | PROD_STR_LEN      | Product String Length        | Configuration                     |

## 3.4 PFx Function/Pin Number/PIO Register Mapping

TABLE 4: PFX TO PIN NUMBER AND PIO REGISTER MAPPING

| DEv  | USB7002 | USB7050 | USB7051 | USB7052 | USB7056 | DIO    | Deviates  |
|------|---------|---------|---------|---------|---------|--------|-----------|
| PFx  | Pin#    | Pin#    | Pin#    | Pin#    | Pin#    | PIO    | Register  |
| PF2  |         | 43      |         |         |         | GPIO66 | PIO96[2]  |
| PF3  |         | 44      |         |         |         | GPIO67 | PIO96[3]  |
| PF4  |         | 45      | 45      |         |         | GPIO68 | PIO96[4]  |
| PF5  |         | 56      |         |         |         | GPIO69 | PIO96[5]  |
| PF6  | 47      | 47      | 47      | 47      | 47      | GPIO70 | PIO96[6]  |
| PF7  | 48      | 48      | 48      | 48      | 48      | GPIO71 | PIO96[7]  |
| PF10 |         |         |         |         | 51      | GPIO74 | PIO96[10] |
| PF11 |         |         |         |         | 51      | GPIO75 | PIO96[11] |
| PF12 | 54      |         |         |         |         | GPIO76 | PIO96[12] |
| PF14 | 57      | 57      | 57      | 57      |         | GPIO78 | PIO96[14] |
| PF18 | 61      |         |         |         |         | GPIO82 | PIO96[18] |
| PF19 | 66      | 66      | 66      | 66      |         | GPIO83 | PIO96[19] |
| PF26 | 75      | 75      | 75      | 75      |         | GPIO90 | PIO96[26] |
| PF27 | 76      | 76      | 76      | 76      |         | GPIO91 | PIO96[27] |
| PF28 | 77      | 77      | 77      | 77      |         | GPIO92 | PIO96[28] |
| PF29 | 74      | 74      | 74      | 74      |         | GPIO93 | PIO96[29] |
| PF30 | 2       | 2       | 2       |         |         | GPIO94 | PIO96[30] |
| PF31 | 3       | 3       | 3       |         |         | GPIO95 | PIO96[31] |

## 3.4.1 REGISTER DEFINITIONS

#### TABLE 5: DEVICE REVISION REGISTER

| DEV_REV<br>OFFSET: 0000h<br>RESET = 8D01_00B0H |          |     | Device Revision Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 31:16  | DEVID    | R   | Device ID: 8D01h                                      |
| 15:8   | Reserved | R   | Always reads '0.'                                     |
| 7:0  | REVID    | R   | Silicon Revision ID A0h = A0 silicon B0h = B0 silicon |

**Note 1:** 0800h-[7:0], 0801h-[15:8], 0802h-[23:16], 0803h-[31:24]

## TABLE 6: PIO[96:64] OUTPUT ENABLE REGISTER

|      | OEN<br>T: 0908h<br>= 0000_0000h |     | PIO96 Output Enable Register<br>Base Address: BF80_0000h |
|------|---------------------------------|-----|--|
| Bit  | Name                            | R/W | Description  |
| 31:0 | PIO96_OEN[96:64]                |     | PIO96_OEN[x] 0 = Disabled 1 = Enabled                    |

Note 1: 0908h-[7:0], 0909h-[15:8], 090Ah-[23:16], 090Bh-[31:24]

## TABLE 7: PIO[96:64] INPUT ENABLE REGISTER

| PIO96_I<br>OFFSE<br>RESET |                  |     | PIO96 Input Enable Register<br>Base Address: BF80_0000h |
|---------------------------|------------------|-----|---|
| Bit                       | Name             | R/W | Description   |
| 31:0                      | PIO96_IEN[96:64] |     | PIO96_IEN[x] 0 = Disabled 1 = Enabled                   |

**Note 1:** 0918h-[7:0], 0919h-[15:8], 091Ah-[23:16], 091Bh-[31:24]

## TABLE 8: PIO[96:64] OUTPUT REGISTER

| PIO96_OUT<br>OFFSET: 0928h<br>RESET = 0000_0000h |                  |     | PIO96 Output Register<br>Base Address: BF80_0000h |  |
|--|------------------|-----|---|--|
| Bit  | Name             | R/W | Description                                       |  |
| 31:0   | PIO96_OUT[96:64] | R/W | PIO96_OUT[x] 0 = Output is 0 1 = Output is 1      |  |

**Note 1:** 0928h-[7:0], 0929h-[15:8], 092Ah-[23:16], 092Bh-[31:24]

TABLE 9: PIO[96:64] INPUT REGISTER

| PIO96_IN<br>OFFSET: 0938h<br>RESET = 0000_0000h |                 |     | PIO96 Input Register<br>Base Address: BF80_0000h |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description                                      |
| 31:0  | PIO96_IN[96:64] | R/W | PIO96_IN[x] 0 = Input is 0 1 = Input is 1        |

Note 1: 0938h-[7:0], 0939h-[15:8], 093Ah-[23:16], 093Bh-[31:24]

## TABLE 10: PIO[96:64] PULL-UP RESISTOR REGISTER

| PIO96_PU<br>OFFSET: 0948h<br>RESET = 0000_0000h |                 |     | PIO96 Pull-Up Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 31:0  | PIO96_PU[96:64] | R/W | PIO96_PU[x] 0 = Pull-Up Disabled 1 = Pull-Up Enabled |

**Note 1:** 0948h-[7:0], 0949h-[15:8], 094Ah-[23:16], 094Bh-[31:24]

## TABLE 11: PIO[96:64] PULL-DOWN RESISTOR REGISTER

| PIO96_PD<br>OFFSET: 0958h<br>RESET = 0000_0000h |                 |     | PIO96 Pull-Down Register<br>Base Address: BF80_0000h     |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 31:0  | PIO96_PD[96:64] | R/W | PIO96_PD[x] 0 = Pull-Down Disabled 1 = Pull-Down Enabled |

**Note 1:** 0958h-[7:0], 0959h-[15:8], 095Ah-[23:16], 095Bh-[31:24]

## TABLE 12: PIO[96:64] OPEN DRAIN MODE REGISTER

| PIO96_OD<br>OFFSET: 0968h<br>RESET = 0000_0000h |                 |     | PIO96 Open Drain Mode Register<br>Base Address: BF80_0000h  |
|---|-----------------|-----|---|
| Bit   | Name            | R/W | Description   |
| 31:0  | PIO96_OD[96:64] | R/W | PIO96_OD[x] 0 = Open Drain Disabled 1 = Open Drain Enabled If bit is 1 and the corresponding output is enabled. {     If output register is 1, output is Hi-Z unless pull-up is enabled.     If output register is 0, output is 0.} |

**Note 1:** 0968h-[7:0], 0969h-[15:8], 096Ah-[23:16], 096Bh-[31:24]

## TABLE 13: PIO[96:64] DEBOUNCE REGISTER

| PIO96_DEB<br>OFFSET: 09E8h<br>RESET = 0000_0000h |                  |     | PIO96 Debounce Register<br>Base Address: BF80_0000h                            |
|--|------------------|-----|--|
| Bit  | Name             | R/W | Description  |
| 31:0   | PIO96_DEB[96:64] | R/W | PIO96_DEB[x] 0 = No debounce 1 = Input debounced as specified in GPIO_DEBOUNCE |

Note 1: 09E8h-[7:0], 09E9h-[15:8], 09EAh-[23:16], 09EBh-[31:24]

## TABLE 14: PROGRAMMABLE FUNCTION 1 CONTROL

| PF1_CTL<br>OFFSET: 0C04h<br>RESET = 0000_0000h |          |     | PF1 Control Register<br>Base Address: BF80_0000h |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description                                      |
| 7:4  | Reserved | R   | Always reads '0.'                                |
| 3:0  | SELECT   | R/W | 000 = GPIO65                                     |

#### TABLE 15: PROGRAMMABLE FUNCTION 2 CONTROL

| PF2_CTL<br>OFFSET: 0C05h<br>RESET = 0000_0000h |          |     | PF2 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO66<br>001 = Reserved<br>010 = UART_nCTS<br>011 = DP1_VCONN1<br>100 = UART_nDSR<br>101 = PD_SPI_CE_N4<br>110 = I2S_SDO |

## TABLE 16: PROGRAMMABLE FUNCTION 3 CONTROL

| PF3_CTL<br>OFFSET: 0C06h<br>RESET = 0000_0000h |          |     | PF3 Control Register<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:4  | Reserved | R   | Always reads '0.'  |
| 3:0  | SELECT   | R/W | 000 = GPIO67<br>001 = I2S_SDI<br>010 = UART_nRTS<br>011 = DP1_VCONN2<br>100 = PD_SPI_CE_N3 |

## TABLE 17: PROGRAMMABLE FUNCTION 4 CONTROL

| PF4_CTL<br>OFFSET: 0C07h<br>RESET = 0000_0000h |          |     | PF4 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO68<br>001 = I2S_SDO<br>010 = UART_nDSR<br>011 = DP3_DISCHARGE<br>100 = PD_SPI_CE_N2<br>101 = DP1_VCONN1 |

## TABLE 18: PROGRAMMABLE FUNCTION 5 CONTROL

| PF5_CTL<br>OFFSET: 0C08h<br>RESET = 0000_0000h |          |     | PF5 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO69<br>001 = I2S_SCK<br>010 = UART_nDTR<br>011 = DP1_DISCHARGE<br>100 = PD_SPI_CE_N1 |

## TABLE 19: PROGRAMMABLE FUNCTION 6 CONTROL

| PF6_CTL<br>OFFSET: 0C09h<br>RESET = 0000_0000h |          |     | PF6 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO70<br>001 = I2S_LRCK<br>010 = UART_RX<br>011 = DP1_DISCHARGE<br>100 = PD_SPI_CE_N0<br>101 = PRT_CTL1_U3 |

## TABLE 20: PROGRAMMABLE FUNCTION 7 CONTROL

| PF7_CTL<br>OFFSET: 0C0Ah<br>RESET = 0000_0000h |          |     | PF7 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO71<br>001 = I2S_MCLK<br>010 = UART_TX<br>011 = DP1_DISCHARGE<br>100 = PD_SPI_CLK<br>101 = PRT_CTL2_U3 |

## TABLE 21: PROGRAMMABLE FUNCTION 8 CONTROL

| PF8_CTL<br>OFFSET: 0C0Bh<br>RESET = 0000_0000h |          |     | PF8 Control Register<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:4  | Reserved | R   | Always reads '0.'  |
| 3:0  | SELECT   | R/W | 000 = GPIO72<br>001 = PD_I2C_DATA<br>010 = Reserved<br>011 = DP1_VCONN1<br>100 = PD_SPI_DO |

#### TABLE 22: PROGRAMMABLE FUNCTION 9 CONTROL

| PF9_CTL<br>OFFSET: 0C0Ch<br>RESET = 0000_0000h |          |     | PF9 Control Register<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:4  | Reserved | R   | Always reads '0.'   |
| 3:0  | SELECT   | R/W | 000 = GPIO73<br>001 = PD_I2C_CLK<br>010 = Reserved<br>011 = DP1_VCONN2<br>100 = PD_SPI_DI |

#### TABLE 23: PROGRAMMABLE FUNCTION 10 CONTROL

| PF10_CTL<br>OFFSET: 0C0Dh<br>RESET = 0000_0000h |          |     | PF10 Control Register<br>Base Address: BF80_0000h   |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPIO74<br>001 = MSTR_I2C_DATA<br>010 = PRT_CTL3_U3<br>011 = DP3_VCONN1<br>100 = PD_SPI_CE_N5<br>101 = I2S_SDI |

## TABLE 24: PROGRAMMABLE FUNCTION 11 CONTROL

| PF11_CTL<br>OFFSET: 0C0Eh<br>RESET = 0000_0000h |          |     | PF11 Control Register<br>Base Address: BF80_0000h   |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPIO75<br>001 = MSTR_I2C_CLK<br>010 = PRT_CTL4_U3<br>011 = DP3_VCONN2<br>100 = PD_SPI_CE_N6<br>101 = I2S_MCLK |

## TABLE 25: PROGRAMMABLE FUNCTION 12 CONTROL

| PF12_CTL<br>OFFSET: 0C0Fh<br>RESET = 0000_0000h |          |     | PF12 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description                                       |
| 7:4   | Reserved | R   | Always reads '0.'                                 |
| 3:0   | SELECT   | R/W | 000 = GPIO76<br>001 = PRT_CTL5_U3                 |

## TABLE 26: PROGRAMMABLE FUNCTION 13 CONTROL

| PF13_CTL<br>OFFSET: 0C10h<br>RESET = 0000_0000h |          |     | PF13 Control Register<br>Base Address: BF80_0000h        |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:4   | Reserved | R   | Always reads '0.'  |
| 3:0   | SELECT   | R/W | 000 = GPIO77<br>001 = PRT_CTL5/OCS<br>010 = PRT_CTL4/OCS |

## TABLE 27: PROGRAMMABLE FUNCTION 14 CONTROL

| PF14_CTL<br>OFFSET: 0C11h<br>RESET = 0000_0000h |          |     | PF14 Control Register<br>Base Address: BF80_0000h  |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:4   | Reserved | R   | Always reads '0.'  |
| 3:0   | SELECT   | R/W | 000 = GPIO78<br>001 = I2S_SDI<br>010 = UART_nCTS<br>011 = PRT_CTL4/OCS<br>100 = MSTR_I2C_CLK<br>101 = UART_nRTS<br>110 = UART_nDTR |

## TABLE 28: PROGRAMMABLE FUNCTION 15 CONTROL

| PF15_CTL<br>OFFSET: 0C12h<br>RESET = 0000_0000h |          |     | PF15 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description                                       |
| 7:4   | Reserved | R   | Always reads '0.'                                 |
| 3:0   | SELECT   | R/W | 000 = GPIO79<br>001 = PRT_CTL3/OCS                |

#### TABLE 29: PROGRAMMABLE FUNCTION 16 CONTROL

| PF16_CTL<br>OFFSET: 0C13h<br>RESET = 0000_0000h |          |     | PF16 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description                                       |
| 7:4   | Reserved | R   | Always reads '0.'                                 |
| 3:0   | SELECT   | R/W | 000 = GPIO80<br>001 = PRT_CTL2/OCS                |

#### TABLE 30: PROGRAMMABLE FUNCTION 17 CONTROL

| PF17_CTL<br>OFFSET: 0C14h<br>RESET = 0000_0000h |          |     | PF17 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description                                       |
| 7:4   | Reserved | R   | Always reads '0.'                                 |
| 3:0   | SELECT   | R/W | 000 = GPIO81<br>001 = PRT_CTL1/OCS                |

#### TABLE 31: PROGRAMMABLE FUNCTION 18 CONTROL

| PF18_CTL<br>OFFSET: 0C15h<br>RESET = 0000_0000h |          |     | PF18 Control Register<br>Base Address: BF80_0000h   |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPI082<br>001 = I2S_LRCK<br>010 = UART_nDCD<br>011 = Reserved<br>100 = MSTR_I2C_CLK |

## TABLE 32: PROGRAMMABLE FUNCTION 19 CONTROL

|     | TL<br>T: 0C16h<br>= 0000_0000h |     | PF19 Control Register<br>Base Address: BF80_0000h   |
|-----|--------------------------------|-----|---|
| Bit | Name                           | R/W | Description   |
| 7:4 | Reserved                       | R   | Always reads '0.'   |
| 3:0 | SELECT                         | R/W | 000 = GPIO83<br>001 = I2S_SDO<br>010 = UART_nRTS<br>011 = SLV_I2C_DATA<br>100 = MSTR_I2C_DATA |

#### TABLE 33: PROGRAMMABLE FUNCTION 20 CONTROL

|     | TL<br>T: 0C17h<br>= 0000_0000h |     | PF20 Control Register<br>Base Address: BF80_0000h |
|-----|--------------------------------|-----|---|
| Bit | Name                           | R/W | Description                                       |
| 7:4 | Reserved                       | R   | Always reads '0.'                                 |
| 3:0 | SELECT                         | R/W | 000 = GPIO84<br>001 = SPI_CE_N                    |

#### TABLE 34: PROGRAMMABLE FUNCTION 21 CONTROL

| PF21_CTL<br>OFFSET: 0C18h<br>RESET = 0000_0000h |          |     | PF21 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description                                       |
| 7:4   | Reserved | R   | Always reads '0.'                                 |
| 3:0   | SELECT   | R/W | 000 = GPIO85<br>001 = SPI_CLK                     |

## TABLE 35: PROGRAMMABLE FUNCTION 22 CONTROL

| OFFSE | PF22_CTL<br>OFFSET: 0C19h<br>RESET = 0000_0000h |     | PF22 Control Register<br>Base Address: BF80_0000h |
|-------|---|-----|---|
| Bit   | Name  | R/W | Description                                       |
| 7:4   | Reserved  | R   | Always reads '0.'                                 |
| 3:0   | SELECT  | R/W | 000 = GPIO86<br>001 = SPI_D0                      |

## TABLE 36: PROGRAMMABLE FUNCTION 23 CONTROL

| -   | TL<br>T: 0C1Ah<br>= 0000_0000h |     | PF23 Control Register<br>Base Address: BF80_0000h |
|-----|--------------------------------|-----|---|
| Bit | Name                           | R/W | Description                                       |
| 7:4 | Reserved                       | R   | Always reads '0.'                                 |
| 3:0 | SELECT                         | R/W | 000 = GPIO87<br>001 = SPI_D1                      |

## TABLE 37: PROGRAMMABLE FUNCTION 24 CONTROL

| PF24_CTL OFFSET: 0C1Bh RESET = 0000_0000h |          |     | PF24 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit                                       | Name     | R/W | Description                                       |
| 7:4                                       | Reserved | R   | Always reads '0.'                                 |
| 3:0                                       | SELECT   | R/W | 000 = GPIO88<br>001 = SPI_D2                      |

## TABLE 38: PROGRAMMABLE FUNCTION 25 CONTROL

| PF25_CTL OFFSET: 0C1Ch RESET = 0000_0000h |          |     | PF25 Control Register<br>Base Address: BF80_0000h |
|---|----------|-----|---|
| Bit                                       | Name     | R/W | Description                                       |
| 7:4                                       | Reserved | R   | Always reads '0.'                                 |
| 3:0                                       | SELECT   | R/W | 000 = GPIO89<br>001 = SPI_D3                      |

#### TABLE 39: PROGRAMMABLE FUNCTION 26 CONTROL

| PF26_CTL<br>OFFSET: 0C1Dh<br>RESET = 0000_0000h |          |     | PF26 Control Register<br>Base Address: BF80_0000h                                       |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPIO90<br>001 = I2S_SCK<br>010 = UART_nDSR<br>011 = Reserved<br>100 = SLV_I2C_CLK |

## TABLE 40: PROGRAMMABLE FUNCTION 27 CONTROL

| PF27_CTL<br>OFFSET: 0C1Eh<br>RESET = 0000_0000h |          |     | PF27 Control Register<br>Base Address: BF80_0000h  |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:4   | Reserved | R   | Always reads '0.'  |
| 3:0   | SELECT   | R/W | 000 = GPIO91<br>001 = I2S_MCLK<br>010 = UART_nDTR<br>011 = Reserved<br>100 = SLV_I2C_DATA<br>101 = PRT_CTL6/OCS<br>110 = UART_RX |

## TABLE 41: PROGRAMMABLE FUNCTION 28 CONTROL

| PF28_CTL<br>OFFSET: 0C1Fh<br>RESET = 0000_0000h |          |     | PF28 Control Register<br>Base Address: BF80_0000h  |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:4   | Reserved | R   | Always reads '0.'  |
| 3:0   | SELECT   | R/W | 000 = GPIO92<br>001 = I2S_LRCK<br>010 = UART_nDSD<br>011 = PRT_CTL6/OCS<br>100 = UART_TX |

#### TABLE 42: PROGRAMMABLE FUNCTION 29 CONTROL

| PF29_CTL<br>OFFSET: 0C20h<br>RESET = 0000_0000h |          |     | PF29 Control Register<br>Base Address: BF80_0000h   |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPIO93<br>001 = CLOCK_OUT<br>010 = USB3_SUSP_IND<br>011 = USB2_SUSP_IND<br>100 = USB2_SUSP_IND or USB3_SUSP_IND (logical OR'ing of both<br>USB2 and USB suspend indicators) |

## TABLE 43: PROGRAMMABLE FUNCTION 30 CONTROL

| PF30_CTL<br>OFFSET: 0C21h<br>RESET = 0000_0000h |          |     | PF30 Control Register<br>Base Address: BF80_0000h                 |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always reads '0.'   |
| 3:0   | SELECT   | R/W | 000 = GPIO94<br>001 = VBUS Routed to GPIO16<br>010 = MSTR_I2C_CLK |

## TABLE 44: PROGRAMMABLE FUNCTION 31 CONTROL

| PF31_CTL<br>OFFSET: 0C22h<br>RESET = 0000_0000h |          |     | PF31 Control Register<br>Base Address: BF80_0000h    |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:4   | Reserved | R   | Always reads '0.'                                    |
| 3:0   | SELECT   | R/W | 000 = GPIO95<br>001 = MSTR_I2C_DATA<br>010 = I2S_CLK |

## TABLE 45: VENDOR ID LSB

| VID_LSB<br>OFFSET: 3000h<br>RESET = 24h |         |     | Vendor ID LSB<br>Base Address: BF80_0000h  |
|---|---------|-----|--|
| Bit                                     | Name    | R/W | Description  |
| 7:0                                     | VID_LSB | R/W | Least Significant Byte of the Hub Vendor ID. This is a 16-bit value that uniquely identifies the vendor of the user device (assigned by USB-Implementers Forum). |

## TABLE 46: VENDOR ID MSB

| VID_MSB<br>OFFSET: 3001h<br>RESET = 04h |         |     | Vendor ID MSB<br>Base Address: BF80_0000h   |
|---|---------|-----|---|
| Bit                                     | Name    | R/W | Description   |
| 7:0                                     | VID_MSB | R/W | Most Significant Byte of the Hub Vendor ID. This is a 16-bit value that uniquely identifies the vendor of the user device (assigned by USB-Implementors Forum). |

## TABLE 47: PRODUCT ID LSB

| PID_LSB<br>OFFSET: 3002h<br>RESET = XXh |         |     | Product ID LSB<br>Base Address: BF80_0000h   |
|---|---------|-----|--|
| Bit                                     | Name    | R/W | Description  |
| 7:0                                     | PID_LSB | R/W | Least Significant Byte of the Hub Product ID. This is 16-bit value that uniquely identifies the vendor of the product. The default value is dependent on the part as shown below:  USB7002 = 02h  USB7050 = 50h  USB7051 = 51h  USB7052 = 52h  USB7056 = 56h  Note that if port disable straps are implemented, these values will automatically decrement by the number of ports disabled by strapping. For example, if a design that implements USB4925 with two ports disabled by strapping, the Product ID (PID) will automatically change to 0x4923. |

## TABLE 48: PRODUCT ID MSB

| PID_MSB<br>OFFSET: 3003h<br>RESET = 70h |         |     | Product ID MSB<br>Base Address: BF80_0000h  |
|---|---------|-----|---|
| Bit                                     | Name    | R/W | Description   |
| 7:0                                     | PID_MSB | R/W | Most Significant Byte of the Hub Product ID. This is 16-bit value that uniquely identifies the vendor of the product. The default value is shown below:  All part numbers = 70h |

## TABLE 49: DEVICE ID LSB

| DID_LSB<br>OFFSET: 3004h<br>RESET = XXh |         |     | Device ID LSB<br>Base Address: BF80_0000h  |
|---|---------|-----|--|
| Bit                                     | Name    | R/W | Description  |
| 7:0                                     | DID_LSB | R/W | Least Significant Byte of the Hub Device ID. This is a 16-bit device release number in BCD format assigned by OEM.  This value will vary by part number and firmware/configuration revision. |

## TABLE 50: DEVICE ID MSB

| DID_MSB<br>OFFSET: 3005h<br>RESET = XXh |         |     | Device ID MSB<br>Base Address: BF80_0000h   |
|---|---------|-----|---|
| Bit                                     | Name    | R/W | Description   |
| 7:0                                     | DID_MSB | R/W | Most Significant Byte of the Hub Device ID. This is a 16-bit device release number in BCD format assigned by OEM.  This value will vary by part number and firmware/configuration revision. |

## TABLE 51: HUB CONFIGURATION DATA BYTE 1

| HUB_CFG1<br>OFFSET: 3006h<br>RESET = 00h(3006h) |              |     | Hub Configuration Data Byte 1<br>Base Address: BF80_0000h  |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7   | SELF_BUS_PWR | R/W | Self or Bus Power: Selects between Self- and Bus-Powered operation.  The Hub is either Self-Powered (draws less than 2 mA of upstream bus power) or Bus-Powered (limited to 100 mA maximum of upstream power prior to being configured by the host controller).  When configured as a Bus-Powered device, the Microchip Hub consumes less than 100 mA of current prior to being configured. After configuration, the Bus-Powered Microchip hub (along with all associated hub circuitry, any embedded devices if part of a compound device, and 100 mA per externally available downstream port) must consume no more than 500 mA of upstream VBUS current. The current consumption is system-dependent, and the OEM must ensure that the USB2.0 specifications are not violated. When configured as a Self-Powered device, less than 1 mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourcing 500 mA of current.  0 = Bus-Powered operation 1 = Self-Powered operation |
| 6   | VSM_DISABLE  | R/W | 0 = VSM Messaging is supported. 1 = VSM Messaging is disabled.  When VSM is disabled, all vendor-specific messaging to the hub endpoint will be ignored with no ill effect.  |

TABLE 51: HUB CONFIGURATION DATA BYTE 1 (CONTINUED)

| HUB_CFG1<br>OFFSET: 3006h<br>RESET = 00h(3006h) |             |     | Hub Configuration Data Byte 1<br>Base Address: BF80_0000h   |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 5   | HS_DISABLE  | R/W | High-Speed Disable: Disables the capability to attach as either a High- or Full-Speed device, and forces attachment as Full-Speed only (i.e., no High-Speed support).  0 = High-/Full-Speed 1 = Full-Speed-Only (High-Speed disabled)   |
| 4   | MTT_ENABLE  | R/W | Multi-TT enable: Enables one transaction translator per port operation.   |
|   | _           |     | Selects either a mode where only one transaction translator is available for all ports (Single-TT) or each port gets a dedicated transaction translator (Multi-TT).  The host may force Single-TT mode only.  0 = Single TT for all ports   |
|   |             |     | 1 = One TT per port (multiple TT's supported)   |
| 3   | EOP_DISABLE | R/W | EOP Disable: Disables EOP generation of EOF1 when in Full-Speed mode. During FS operation only, this permits the hub to send EOP if no downstream traffic is detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification for additional details. Note that the generation of an EOP at the EOF1 point may prevent a host controller (operating in FS mode) from placing the USB bus in suspend. |
|   |             |     | 0 = An EOP is generated at the EOF1 point if no traffic is detected. 1 = EOP generation at EOF1 is disabled. This is a normal USB operation.  |
| 2:1   | CURRENT_SNS | R/W | Overcurrent Sense: Selects current sensing on a port-by-port basis, all ports ganged, or none (only for bus-powered hubs). The ability to support current sensing on a port or ganged basis is hardware implementation dependent.   |
|   |             |     | 00 = Ganged sensing (all ports together). The OCS source select registers need to be updated to select the OCS ganged input. 01 = Individual port-by-port 1x = Overcurrent sensing not supported (must only be used with Bus-Powered configurations)  |
| 0   | PORT_PWR    | R/W | Port Power Switching: Enables power switching on all ports simultaneously (ganged), or port power is individually switched on and off on a port-by-port basis (individual). The ability to support power enabling on a port or ganged basis is hardware implementation dependent.   |
|   |             |     | 0 = Ganged switching (all ports together)<br>1 = Individual port-by-port switching  |

TABLE 52: HUB CONFIGURATION DATA BYTE 2

| HUB_CFG2<br>OFFSET: 3007h<br>RESET = 00h |          |     | Hub Configuration Data Byte 2<br>Base Address: BF80_0000h  |
|--|----------|-----|--|
| Bit                                      | Name     | R/W | Description  |
| 7:6                                      | Reserved | R   | Reserved   |
| 5:4                                      | OC_TIMER | R/W | Overcurrent Timer: Overcurrent Timer delay. This measures the minimum pulse width for which a pulse is considered valid.  00 = 50 ns 01 = 100 ns 10 = 200 ns 11 = 400 ns   |
| 3  | COMPOUND | R/W | Compound Device: Allows the OEM to indicate that the Hub is part of a compound (see the USB Specification for definition) device. The applicable ports must also be defined as having a "Non-Removable Device."  When configured via strapping options, declaring a port as non-removable automatically causes the hub controller to report that it is part of a compound device.  0 = No.  1 = Yes, the Hub is part of a compound device. |
| 2:0                                      | Reserved | R   | Always reads '0.'  |

## TABLE 53: HUB CONFIGURATION DATA BYTE 3

| HUB_CFG3<br>OFFSET: 3008h<br>RESET = 00h |           |     | Hub Configuration Data Byte 3<br>Base Address: BF80_0000h   |
|--|-----------|-----|---|
| Bit                                      | Name      | R/W | Description   |
| 7:4                                      | Reserved  | R   | Reserved  |
| 3  | PRTMAP_EN | R/W | Port Re-Mapping enable: Selects the method used by the hub to assign port numbers and disable ports.  0 = Standard mode. Strap options or the following registers are used to define which ports are enabled, and the port mapped as Port 'n' on the hub is reported as Port 'n' to the host. unless one of the ports is disabled, then the higher numbered ports are remapped to report contiguous port numbers to the host.  1 = Port Re-Map mode. The mode enables remapping via the registers defined below. Disable the LPM to use this feature in USB2 Hub Control. |
| 2:1                                      | Reserved  | R   | Always reads '0.'   |
| 0  | STRING_EN | R/W | Enables String Descriptor Support  0 = String Support Disabled  1 = String Support Enabled  |

TABLE 54: HUB NON-REMOVABLE DEVICE

| HUB_NRD<br>OFFSET: 3009h<br>RESET = XXh |      |            | Hub Non-Removable Device<br>Base Address: BF80_0000h  |
|---|------|------------|---|
| Bit                                     | Name | R/W        | Description   |
|   |      | R/W<br>R/W | Description  Non-Removable Device: Indicates which PHYSICAL ports include non-removable devices.  0 = Port is removable.  1 = Port is non-removable.  Informs the Host if one of the active ports has a permanent device that is non-detachable from the Hub.  The device must provide its own descriptor data.  Bit 7 = 1; PHYSICAL Port 7 is non-removable.  Bit 6 = 1; PHYSICAL Port 6 is non-removable.  Bit 5 = 1; PHYSICAL Port 5 is non-removable.  Bit 4 = 1; PHYSICAL Port 4 is non-removable.  Bit 3 = 1; PHYSICAL Port 3 is non-removable.  Bit 1 = 1; PHYSICAL Port 1 is non-removable.  Bit 2 = 1; PHYSICAL Port 1 is non removable.  Bit 1 = 1; PHYSICAL Port 1 is non removable.  Bit 0 = Reserved, always = '0'  When using the CFG_NON_REM strap, the port configuration is selected by the resistor used as follows:  200K PD = All removable  200K PD = Port 1 non-removable  10K PD = Ports 1, 2 non-removable  10K PD = Ports 1, 2, 3 non-removable  10R PD = Ports 1, 2, 3, 4 non-removable  10R PD = Ports 1, 2, 3, 4, 5, 6 non-removable  No resistor = Not allowed |
|   |      |            | The default value of this register depends on the product number and GFG_NON_REM strap setting.   |
|   |      |            | <b>Note:</b> Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.   |

TABLE 55: PORT DISABLE = SELF POWERED

| PORT_DIS_S<br>OFFSET: 300Ah<br>RESET = 00h |               |     | Port Disable for Self-Powered Operation<br>Base Address: BF80_0000h  |
|--|---------------|-----|--|
| Bit  | Name          | R/W | Description  |
| 7:0  | PORT_DIS_SELF | R/W | Port Disable Self-Powered: Disables 1 or more ports.  '0' = Port is available.  '1' = Port is disabled.  |
|  |               |     | During Self-Powered operation, when PRTMAP_EN = 0, this selects the PHYSICAL ports that are permanently disabled, and are not available to be enabled or enumerated by a host controller. The ports can be disabled in any order; the internal logic automatically reports the correct number of enabled ports to the USB host, and reorders the active ports to ensure proper function.   |
|  |               |     | When using the internal default option, the PRT_DIS[1:0] pins disable the appropriate ports.   |
|  |               |     | Bit 7 = 1; PHYSICAL Port 7 is disabled. Bit 6 = 1; PHYSICAL Port 6 is disabled. Bit 5 = 1; PHYSICAL Port 5 is disabled. Bit 4 = 1; PHYSICAL Port 4 is disabled. Bit 3 = 1; PHYSICAL Port 3 is disabled. Bit 2 = 1; PHYSICAL Port 2 is disabled. Bit 1 = 1; PHYSICAL Port 1 is disabled. Bit 0 = Reserved, always = '0'   |
|  |               |     | Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family. |

## TABLE 56: PORT DISABLE - BUS POWERED

| PORT_DIS_B<br>OFFSET: 300Bh<br>RESET = 00h |              |     | Port Disable for Bus-Powered Operation<br>Base Address: BF80_0000h   |
|--|--------------|-----|--|
| Bit  | Name         | R/W | Description  |
| 7:0  | PORT_DIS_BUS | R/W | Port Disable Bus-Powered: Disables 1 or more ports. 0 = Port is available. 1 = Port is disabled.   |
|  |              |     | During Bus-Powered operation, when PRTMAP_EN = 0, this selects the PHYSICAL ports that are permanently disabled, and are not available to be enabled or enumerated by a host controller. The ports can be disabled in any order. The internal logic automatically reports the correct number of enabled ports to the USB host, and reorders the active ports to ensure proper function.  |
|  |              |     | When using the internal default option, the PRT_DIS[1:0] pins disable the appropriate ports.   |
|  |              |     | Bit 7 = 1; PHYSICAL Port 7 is disabled. Bit 6 = 1; PHYSICAL Port 6 is disabled. Bit 5 = 1; PHYSICAL Port 5 is disabled. Bit 4 = 1; PHYSICAL Port 4 is disabled. Bit 3 = 1; PHYSICAL Port 3 is disabled. Bit 2 = 1; PHYSICAL Port 2 is disabled. Bit 1 = 1; PHYSICAL Port 1 is disabled. Bit 0 = Reserved, always = '0'   |
|  |              |     | Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family. |

## TABLE 57: HUB MAX POWER - SELF POWERED

| H_MAXP_S<br>OFFSET: 300Ch<br>RESET = 01h |            |     | Max Current for Self-Powered Operation<br>Base Address: BF80_0000h   |
|--|------------|-----|--|
| Bit                                      | Name       | R/W | Description  |
| 7:0                                      | MAX_PWR_SP | R/W | Max Power Self-Powered: Value in 2-mA increments that the hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors.  The USB2.0 Specification does not permit this value to exceed 100 mA. |

## TABLE 58: HUB MAX POWER - BUS POWERED

| H_MAXP_B<br>OFFSET: 300Dh<br>RESET = 50h |            |     | Max Current for Bus-Powered Operation<br>Base Address: BF80_0000h   |
|--|------------|-----|---|
| Bit                                      | Name       | R/W | Description   |
| 7:0                                      | MAX_PWR_BP | R/W | Max Power Bus-Powered: Value in 2-mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors. |

#### TABLE 59: HUB FEATURE CONTROLLER MAX CURRENT - SELF POWERED

| HC_MAXP_S<br>OFFSET: 300Eh<br>RESET = 01h |             |     | Hub Feature Controller Max Current for Self-Powered Operation<br>Base Address: BF80_0000h   |
|---|-------------|-----|---|
| Bit                                       | Name        | R/W | Description   |
| 7:0                                       | HC_MAX_C_SP | R/W | Hub Feature Controller Max Current Self-Powered: Value in 1-mA increments that the hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.  The USB2.0 Specification does not permit this value to exceed 100 mA. |

## TABLE 60: HUB FEATURE CONTROLLER MAX CURRENT - BUS POWERED

| HC_MAXP_B<br>OFFSET: 300Fh<br>RESET = 50h |             |     | Hub Feature Controller Max Current for Bus-Powered Operation<br>Base Address: BF80_0000h   |
|---|-------------|-----|--|
| Bit                                       | Name        | R/W | Description  |
| 7:0                                       | HC_MAX_C_BP | R/W | Hub Feature Controller Max Current Bus-Powered: Value in 1-mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device. |

#### TABLE 61: POWER-ON TIME REGISTER

| PWR_ON_TIME<br>OFFSET: 3010h<br>RESET = FAh |               |     | Power-On Time Register<br>Base Address: BF80_0000h  |
|---|---------------|-----|---|
| Bit   | Name          | R/W | Description   |
| 7:0   | POWER_ON_TIME | R/W | Power On Time: The length of time that is takes (in 2-ms intervals) from the time the host initiated power-on sequence begins on a port until power is good on that port. The system software uses this value to determine how long to wait before accessing a powered-on port. |

## TABLE 62: MANUFACTURER STRING INDEX REGISTER

| MFR_STR_INDEX<br>OFFSET: 3013h<br>RESET = 01h |               |     | Manufacturer String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|--|
| Bit   | Name          | R/W | Description  |
| 7:0   | MFR_STR_INDEX | R/W | Manufacturer String Index                                      |

## TABLE 63: PRODUCT STRING INDEX REGISTER

| PRD_STR_INDEX<br>OFFSET: 3014h<br>RESET = 02h |               |     | Product String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|---|
| Bit   | Name          | R/W | Description   |
| 7:0   | PRD_STR_INDEX | R/W | Product String Index                                      |

#### TABLE 64: SERIAL STRING INDEX REGISTER

| SER_STR_INDEX<br>OFFSET: 3015h<br>RESET = 00h |               |     | Serial String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|--|
| Bit   | Name          | R/W | Description  |
| 7:0   | SER_STR_INDEX | R/W | Serial String Index                                      |

TABLE 65: BATTERY CHARGING ENABLE STATUS REGISTER

| BC_EN<br>Offset:<br>RESET |            |     | Battery Charging Enable Status Register<br>Base Address: BF80_0000h   |
|---------------------------|------------|-----|---|
| Bit                       | Name       | R/W | Description   |
| 7                         | Reserved   | R   | Always reads '0.'   |
| 6:1                       | BC_EN_STAT | R   | Always reads U.  0 = Battery Charging is OFF  1 = Battery Charging is ON  Bit 6 = PHYSICAL Port 6 Bit 5 = PHYSICAL Port 5 Bit 4 = PHYSICAL Port 4 Bit 3 = PHYSICAL Port 3 Bit 2 = PHYSICAL Port 2 Bit 1 = PHYSICAL Port 1  The default state of the register depends on the CFG_BC_EN strap setting.  When using the CFG_BC_EN strap, the port configuration is selected by the resistor used as follows:  200K PD = Battery charging is disabled on all ports.  200K PU = Port 1 BC is enabled.  10K PD = Ports 1, and 2 BC are enabled.  10K PU = Ports 1, 2, 3, and 4 BC are enabled.  10R PU = Ports 1, 2, 3, and 4 BC are enabled.  10R PU = Ports 1, 2, 3, 4, 5, and 6 BC are enabled.  No resistor = Not allowed  Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping |
|                           |            |     | or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping.  |
|                           |            |     | See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.  |
| 0                         | Reserved   | R   | Always reads '0.'   |

## TABLE 66: START OCS LOCKOUT TIMER REGISTER

| OFFSE | OCS_LOCKOUT<br>OFFSET: 30E1h<br>RESET = 0Ah |     | Start OCS Lockout Timer Register<br>Base Address: BF80_0000h                                      |
|-------|---|-----|---|
| Bit   | Name  | R/W | Description   |
| 7:0   | START_OCS_LOCK                              | R/W | This timer blocks OCS events after the port power is enabled and is specified in 1-ms increments. |

## **TABLE 67: PORT POWER STATUS**

| PORT_PWR_STAT OFFSET: 30E5h RESET = 00h |              |     | Port Power Status<br>Base Address: BF80_0000h   |
|---|--------------|-----|---|
| Bit                                     | Name         | R/W | Description   |
| 7:5                                     | Reserved     | R   | Always reads '0.'   |
| 7:1                                     | BPRTPWR[4:1] | R   | 0 = State of Port Power Enable is OFF 1 = State of Port Power Enable is ON  Bit 7 = PHYSICAL Port 7  Bit 6 = PHYSICAL Port 6  Bit 5 = PHYSICAL Port 5  Bit 4 = PHYSICAL Port 3  Bit 2 = PHYSICAL Port 2  Bit 1 = PHYSICAL Port 1  Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the |
| 0                                       | Reserved     | R   | LOGICAL vs. PHYSICAL mapping for each device in this family.  Always reads '0.'   |

TABLE 68: USB2 TEST MODE REGISTER

| USB2_TEST_MODE<br>OFFSET: 30E6h<br>RESET = 00H |                     |     | USB2 Test Mode Register<br>Base Address: BF80_0000h   |
|--|---------------------|-----|---|
| Bit  | Name                | R/W | Description   |
| 7  | Reserved            | R   | Always reads '0.'   |
| 6:1  | H_DN_STATE_PORT_TES | R   | 0 = Port is not in a USB2.0 Test mode.  Bit 6 = 1; PHYSICAL Port 6 is in a USB2.0 Test mode.  Bit 5 = 1; PHYSICAL Port 5 is in a USB2.0 Test mode.  Bit 4 = 1; PHYSICAL Port 4 is in a USB2.0 Test mode.  Bit 3 = 1; PHYSICAL Port 3 is in a USB2.0 Test mode.  Bit 2 = 1; PHYSICAL Port 2 is in a USB2.0 Test mode.  Bit 1 = 1; PHYSICAL Port 1 is in a USB2.0 Test mode.  Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the |
| 0  | LID STAT TEST MODE  | D   | LOGICAL vs. PHYSICAL mapping for each device in this family.  |
| U  | UP_STAT_TEST_MODE   | R   | 0 = Upstream port is not in a USB2.0 Test mode.<br>1 = Upstream port is in a USB2.0 Test mode.  |

## TABLE 69: LPM TURNAROUND TIMEOUT

| HS_TRESP_TIMEOUT<br>OFFSET: 30E7h<br>RESET = 00h |             |     | LPM Turnaround Timeout Register<br>Base Address: BF80_0000h   |
|--|-------------|-----|---|
| Bit  | Name        | R/W | Description   |
| 6:0  | LPM_TIMEOUT | R/W | This register sets the number of clocks the LPM logic will wait before timing out an LPM transaction on a downstream port.  When this register is left at '0', a default value of 0x25 will be used. When this register holds a non-zero value, the register value is used. |

## TABLE 70: ENABLE OCS LEGACY REGISTER

| ENABLE_OCS_LEGACY OFFSET: 30E9h RESET = 00h |                   |     | Enable OCS Legacy<br>Base Address: BF80_0000h |
|---|-------------------|-----|---|
| Bit   | Name              | R/W | Description                                   |
| 7:3   | Reserved          | R   | Reserved. Do not modify.                      |
| 2   | ENABLE_OCS_LEGACY | R/W | _   |
| 1:0   | Reserved          | R   | Reserved. Do not modify.                      |

## TABLE 71: OCS MINIMUM WIDTH REGISTER

| OCS_MIN_WIDTH<br>OFFSET: 30EAh<br>RESET = 05h |                |     | OCS Minimum Width Register<br>Base Address: BF80_0000h   |
|---|----------------|-----|--|
| Bit   | Name           | R/W | Description  |
| 7:0   | OCS _MIN_WIDTH | R/W | Contains the minimum OCS pulse width required to detect an OCS event. This field provides a range from 0 to 5 milliseconds in 1-ms increments. |

## TABLE 72: OCS INACTIVE TIMER

| OCS_INACTIVE_TIMER OFFSET: 30EBh RESET = 14h |              |     | OCS Inactive Timer After First OCS<br>Base Address: BF80_0000h   |
|--|--------------|-----|--|
| Bit  | Name         | R/W | Description  |
| 7:0  | OCS_INACTIVE | R/W | Contains the maximum delay between two consecutive OCS pulses to occur to register as an OCS event. This field provides a range from 0 to 255 milliseconds in 1-ms increments. |

TABLE 73: HUB PORT SWAP REGISTER

| HUB_PRT_SWAP<br>OFFSET: 30FAh<br>RESET = 00h |          |     | Hub Port Swap Register<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:0  | PRT_SWAP | R/W | Port Swap: Swaps the upstream and downstream USB DP and DM pins for ease of board routing to devices and connectors.  0 = USB D+ functionality is associated with the DP pin, and D– functionality is associated with the DM pin.  1 = USB D+ functionality is associated with the DM pin, and D– functionality is associated with the DP pin.  Bit 5 = '1': PHYSICAL Port 5 DP/DM is swapped.  Bit 4 = '1': PHYSICAL Port 4 DP/DM is swapped.  Bit 3 = '1': PHYSICAL Port 3 DP/DM is swapped.  Bit 2 = '1': PHYSICAL Port 1 DP/DM is swapped.  Bit 0 = '1': PHYSICAL Port 1 DP/DM is swapped.  Bit 0 = '1': PHYSICAL Port 0 (Upstream) Port DP/DM is swapped.  Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family. |

TABLE 74: HUB PORT REMAP 1-2 REGISTER

| HUB_PRT_REMAP_12<br>OFFSET: 30FBh<br>RESET = 00h |           |     | Hub Port 1-2 Remap<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT_2_MAP | R/W | 0000b = Physical Port 2 is disabled. 0001b = Physical Port 2 is mapped to Logical Port 1. 0010b = Physical Port 2 is mapped to Logical Port 2. 0011b = Physical Port 2 is mapped to Logical Port 3. 0100b = Physical Port 2 is mapped to Logical Port 4. 0101b = Physical Port 2 is mapped to Logical Port 5. 0110b = Physical Port 2 is mapped to Logical Port 6. 0111b = Physical Port 2 is mapped to Logical Port 7.  All other values default to 0000b value. |
| 3:0  | PRT_1_MAP | R/W | 0000b = Physical Port 1 is disabled. 0001b = Physical Port 1 is mapped to Logical Port 1. 0010b = Physical Port 1 is mapped to Logical Port 2. 0011b = Physical Port 1 is mapped to Logical Port 3. 0100b = Physical Port 1 is mapped to Logical Port 4. 0101b = Physical Port 1 is mapped to Logical Port 5. 0110b = Physical Port 1 is mapped to Logical Port 6. 0111b = Physical Port 1 is mapped to Logical Port 7. All other values default to 0000b value.  |

Note 1: Writes to this register are disabled unless PRTMAP\_EN bit in HUB\_CFG\_3 is set.

#### **TABLE 75: HUB PORT REMAP 3-4 REGISTER**

| HUB_PRT_REMAP_34<br>OFFSET: 30FCh<br>RESET = 00h |           |     | Hub Port 3-4 Remap<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT-4_MAP | R/W | 0000b = Physical Port 4 is disabled. 0001b = Physical Port 4 is mapped to Logical Port 1. 0010b = Physical Port 4 is mapped to Logical Port 2. 0011b = Physical Port 4 is mapped to Logical Port 3. 0100b = Physical Port 4 is mapped to Logical Port 4. 0101b = Physical Port 4 is mapped to Logical Port 5. 0110b = Physical Port 4 is mapped to Logical Port 6. 0111b = Physical Port 4 is mapped to Logical Port 7.  All other values default to 0000b value. |
| 3:0  | PRT-3_MAP | R/W | 0000b = Physical Port 3 is disabled. 0001b = Physical Port 3 is mapped to Logical Port 1. 0010b = Physical Port 3 is mapped to Logical Port 2. 0011b = Physical Port 3 is mapped to Logical Port 3. 0100b = Physical Port 3 is mapped to Logical Port 4. 0101b = Physical Port 3 is mapped to Logical Port 5. 0110b = Physical Port 3 is mapped to Logical Port 6. 0111b = Physical Port 3 is mapped to Logical Port 7. All other values default to 0000b value.  |

Note 1: Writes to this register are disabled unless PRTMAP\_EN bit in HUB\_CFG\_3 is set.

TABLE 76: HUB PORT REMAP 5-6 REGISTER

| HUB_PRT_REMAP_56<br>OFFSET: 30FDh<br>RESET = 00h |           |     | Hub Port 5-6 Remap<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT-6_MAP | R/W | 0000b = Physical Port 6 is disabled. 0001b = Physical Port 6 is mapped to Logical Port 1. 0010b = Physical Port 6 is mapped to Logical Port 2. 0011b = Physical Port 6 is mapped to Logical Port 3. 0100b = Physical Port 6 is mapped to Logical Port 4. 0101b = Physical Port 6 is mapped to Logical Port 5. 0110b = Physical Port 6 is mapped to Logical Port 6. 0111b = Physical Port 6 is mapped to Logical Port 7.  All other values default to 0000b value. |
| 3:0  | PRT-5_MAP | R/W | 0000b = Physical Port 5 is disabled. 0001b = Physical Port 5 is mapped to Logical Port 1. 0010b = Physical Port 5 is mapped to Logical Port 2. 0011b = Physical Port 5 is mapped to Logical Port 3. 0100b = Physical Port 5 is mapped to Logical Port 4. 0101b = Physical Port 5 is mapped to Logical Port 5. 0110b = Physical Port 5 is mapped to Logical Port 6. 0111b = Physical Port 5 is mapped to Logical Port 7. All other values default to 0000b value.  |

Note 1: Writes to this register are disabled unless PRTMAP\_EN bit in HUB\_CFG\_3 is set.

TABLE 77: HUB PORT REMAP 7 REGISTER

| HUB_PRT_REMAP_7<br>OFFSET: 30FEh<br>RESET = 00h |           |     | Hub Port 7 Remap<br>Base Address: BF80_0000h   |
|---|-----------|-----|--|
| Bit Name R/W                                    |           | R/W | Description  |
| 7:4   | Reserved  | R   | Always reads '0.'  |
| 3:0   | PRT-7_MAP | R/W | 0000b = Physical Port 7 is disabled 0001b = Physical Port 7 is mapped to Logical Port 1. 0010b = Physical Port 7 is mapped to Logical Port 2. 0011b = Physical Port 7 is mapped to Logical Port 3. 0100b = Physical Port 7 is mapped to Logical Port 4. 0101b = Physical Port 7 is mapped to Logical Port 5. 0110b = Physical Port 7 is mapped to Logical Port 6. 0111b = Physical Port 7 is mapped to Logical Port 7.  All other values default to 0000b value. |

Note 1: Writes to this register are disabled unless PRTMAP\_EN bit in HUB\_CFG\_3 is set.

### TABLE 78: USB2 LINK STATE PORT 0-3

| USB2_LINK_STATE1<br>OFFSET: 3100h<br>RESET = FFh |          |     | USB2 Link State1<br>Base Address: BF80_0000h  |  |
|--|----------|-----|---|--|
| Bit  | Name     | R/W | Description   |  |
| 7:6  | L_STATE3 | R   | Indicates the state of downstream Port 3  00b = L0 Normal Operation  01b = L1 Sleep  10b = L2 Suspend  11b = L3 Off |  |
| 5:4  | L_STATE2 | R   | Indicates the state of downstream Port 2  00b = L0 Normal Operation  01b = L1 Sleep  10b = L2 Suspend  11b = L3 Off |  |
| 3:2  | L_STATE1 | R   | Indicates the state of downstream Port 1 00b = L0 Normal Operation 01b = L1 Sleep 10b = L2 Suspend 11b = L3 Off     |  |
| 1:0  | L_STATE0 | R   | Indicates the state of Upstream Port 0 00b = L0 Normal Operation 01b = L1 Sleep 10b = L2 Suspend 11b = L3 Off       |  |

## TABLE 79: USB2 LINK STATE PORT 4-7

| USB2_LINK_STATE2<br>OFFSET: 3101h<br>RESET = FFh |          |     | USB2 Link State2<br>Base Address: BF80_0000h  |  |
|--|----------|-----|---|--|
| Bit  | Name     | R/W | Description   |  |
| 7:6  | L_STATE7 | R   | Indicates the state of downstream Port 7  00b = L0 Normal Operation  01b = L1 Sleep  10b = L2 Suspend  11b = L3 Off |  |
| 5:4  | L_STATE6 | R   | Indicates the state of downstream Port 6  00b = L0 Normal Operation  01b = L1 Sleep  10b = L2 Suspend  11b = L3 Off |  |
| 3:2  | L_STATE5 | R   | Indicates the state of downstream Port 5 00b = L0 Normal Operation 01b = L1 Sleep 10b = L2 Suspend 11b = L3 Off     |  |
| 1:0  | L_STATE4 | R   | Indicates the state of downstream Port 4  00b = L0 Normal Operation  01b = L1 Sleep  10b = L2 Suspend  11b = L3 Off |  |

### TABLE 80: USB2 HUB CONTROL

| USB2_HUB_CTL<br>OFFSET: 3104h<br>RESET = 00h |             |     | USB2 Hub Control<br>Base Address: BF80_0000h                              |  |  |
|--|-------------|-----|---|--|--|
| Bit  | Name        | R/W | Description   |  |  |
| 7:2  | Reserved    | R   | Reserved  |  |  |
| 1  | LPM_DISABLE | R/W | Disables Link Power Management  |  |  |
| 0  | RESET       | R/W | Hub reset downstream 0 = Hub is in Normal mode. 1 = Hub is kept in Reset. |  |  |

## TABLE 81: USB2 VERSION BCD[15:0]

| USB2_BCDUSB<br>OFFSET: 3108h<br>RESET = 0201h |              |     | USB2 Version BCD<br>Base Address: BF80_0000h   |  |
|---|--------------|-----|--|--|
| Bit   | Name         | R/W | Description                                    |  |
| 15:0  | USBVCD[15:0] | R/W | USB Specification Release Number in BCD format |  |

**Note:** 3108h-[15:8], 3109h-[7:0]

## TABLE 82: HUB CONTROL PORTABLE TEST

| CNTLP<br>OFFSET: 318Ch<br>RESET = 00h |           |     | Hub Control Portable Test<br>Base Address: BF80_0000h  |
|---------------------------------------|-----------|-----|--|
| Bit                                   | Name      | R/W | Description  |
| 7:4                                   | Reserved  | R   | Reserved   |
| 3:1                                   | EMBEDTEST | R/W | Embedded Host Compliance Testing modes. Enables test modes on USB ports. To facilitate embedded host compliance testing, the SOC may select any of the following test modes using the serial port interface instead of modifying the embedded host stack to accomplish the same modes using USB communication to the hub controller with standard SETUP packet commands. Both methods can be used for embedded host compliance testing with equivalent results. The Test modes described below are related to Section 7.1.20 of the USB 2.0 Specification and associated errata. Encoded values match the low nibble of the PID asserted by the HS-OPT when it requests the host to enter the associated Test mode. When the test mode is entered, it continues until the embedTest control is written back to '000' by the SOC.  0 (000) Default Operation = No Test mode asserted 1 (001) - TEST_SE0_NAK = The hub enters high-speed receive and drives SE0 on the hub's downstream port. 2 (010) - TEST_J = The hub's downstream port enters high-speed J state. 3 (011) - TEST_K = The hub's downstream port enters high-speed K state. 4 (100) - TEST_PACKET = Sends test packets on downstream port.  All others are reserved. The port in use is selected using the EMBED_TEST_PORT_SEL register. |
| 0                                     | Reserved  | R   | Reserved   |

### TABLE 83: EMBEDDED HUB TEST PORT SELECT

| EMBED_TEST_PORT_SEL OFFSET: 318Dh RESET = 00h |               |     | Hub Test Port Select<br>Base Address: BF80_0000h   |  |  |
|---|---------------|-----|--|--|--|
| Bit   | Name          | R/W | Description  |  |  |
| 7:6   | Reserved      | R   | Reserved   |  |  |
| 5:0   | PORT_SEL[4:0] | R/W | Enables a port at the particular bit position. Any combination is permissible.  Some examples are shown below:  00_0000 = Normal operation   |  |  |
|   |               |     | 00_0000       =       Normal operation         00_0001       =       PHYSICAL Downstream Port 1         00_0100       =       PHYSICAL Downstream Port 3         00_1000       =       PHYSICAL Downstream Port 4         01_0000       =       PHYSICAL Downstream Port 5         00_0011       =       PHYSICAL Downstream Port 1 and Port 2         00_0111       =       PHYSICAL Downstream Ports 1-3         00_1111       =       PHYSICAL Downstream Ports 1-4         11_1111       =       PHYSICAL Downstream Ports 1-6 |  |  |
|   |               |     | To enable testing of the upstream port, use FlexConnect to swap Port 1 with the upstream port, and then run the EMBEDTEST on Port 1.   |  |  |

## TABLE 84: USB2 HUB STATUS REGISTER

| USB2_HUB_STAT<br>OFFSET: 3194h<br>RESET = 00h |                   |     | USB2 Hub Status Register<br>Base Address: BF80_0000h   |
|---|-------------------|-----|--|
| Bit   | Name              | R/W | Description  |
| 7:1   | USB2_DN_CONNECTED | R   | USB Device connected on downstream port  |
|   |                   |     | 1 = Device connected   |
|   |                   |     | 0 = No device connected  |
|   |                   |     | Bit 7 = PHYSICAL Port 7  |
|   |                   |     | Bit 6 = PHYSICAL Port 6  |
|   |                   |     | Bit 5 = PHYSICAL Port 5  |
|   |                   |     | Bit 4 = PHYSICAL Port 4  |
|   |                   |     | Bit 3 = PHYSICAL Port 3<br>Bit 2 = PHYSICAL Port 2   |
|   |                   |     | Bit 1 = PHYSICAL Port 1  |
|   |                   |     | Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family. |
| 0   | USB2_HOST_DETECT  | R   | 1 = USB2 Host connected<br>0 = No USB2 host connected  |

TABLE 85: USB2 DOWNSTREAM DEVICE SPEED[4-1]

| USB2_DN_SPEED41<br>OFFSET: 3195h<br>RESET = 00h |                    |     | USB2 Downstream Device Speed1<br>Base Address: BF80_0000h  |
|---|--------------------|-----|--|
| Bit   | Name               | R/W | Description  |
| 7:6   | USB2_DN4_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 4 00b = No connect 01b = LS 10b = FS 11b = HS |
| 5:4   | USB2_DN3_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 3 00b = No connect 01b = LS 10b = FS 11b = HS |
| 3:2   | USB2_DN2_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 2 00b = No connect 01b = LS 10b = FS 11b = HS |
| 1:0   | USB2_DN1_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 1 00b = No connect 01b = LS 10b = FS 11b = HS |

TABLE 86: USB2 DOWNSTREAM DEVICE SPEED[7-5]

| USB2_DN_SPEED75<br>OFFSET: 3196h<br>RESET = 00h |                    |     | USB2 Downstream Device Speed2<br>Base Address: BF80_0000h  |
|---|--------------------|-----|--|
| Bit   | Name               | R/W | Description  |
| 7:2   | Reserved           | R   | Always reads '0.'  |
| 5:4   | USB2_DN7_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 7 00b = No connect 01b = LS 10b = FS 11b = HS |
| 3:2   | USB2_DN6_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 6 00b = No connect 01b = LS 10b = FS 11b = HS |
| 1:0   | USB2_DN5_DEV_SPEED | R   | Indicates the USB2.0 state of PHYSICAL downstream Port 5 00b = No connect 01b = LS 10b = FS 11b = HS |

#### TABLE 87: USB2 SUSPEND INDICATOR

| USB2_SUSP_IND<br>OFFSET: 3197h<br>RESET = 00h |             |     | USB2 Suspend Indicator<br>Base Address: BF80_0000h   |
|---|-------------|-----|--|
| Bit   | Name        | R/W | Description  |
| 7:1   | Reserved    | R   | Always reads '0.' Do not modify.   |
| 0   | USB_SUSPEND | R   | Suspend indicator 0 = Active. The hub is configured and operational. 1 = Inactive. The hub is not configured, or configured and is suspended in Sleep state. |

#### TABLE 88: USB3 HUB CONTROL

| USB3_HUB_CTL<br>OFFSET: 3840h<br>RESET = 20h |                   |     | USB3 Hub Control<br>Base Address: BF80_0000h         |
|--|-------------------|-----|--|
| Bit  | Name              | R/W | Description  |
| 7:6  | Reserved          | R   | Always '0'   |
| 5  | SCRAMBLE_EN       | R/W | 0b = Scrambling Disabled<br>1b = Scrambling Enabled  |
| 4  | GANG_OVER_CURRENT | R/W | 0b = Individual Overcurrent<br>1b = Gang Overcurrent |

# TABLE 88: USB3 HUB CONTROL (CONTINUED)

| USB3_HUB_CTL<br>OFFSET: 3840h<br>RESET = 20h |             |     | USB3 Hub Control<br>Base Address: BF80_0000h  |
|--|-------------|-----|---|
| Bit  | Name        | R/W | Description                                   |
| 3  | BUS_POWERED | R/W | 0b = Self-Powered Hub<br>1b = Bus-Powered Hub |
| 2:0  | Reserved    | R   | Always '0'                                    |

## TABLE 89: USB3 HUB CONTROL 2

| USB3_HUB_CTL2<br>OFFSET: 3841h<br>RESET = 01h |                              |     | USB3 Hub Control 2<br>Base Address: BF80_0000h   |
|---|------------------------------|-----|--|
| Bit   | Name                         | R/W | Description  |
| 7   | HUB_DS_PROP_RST_CTRL         | R/W | Reset propagation behavior   |
|   |                              |     | 0b = If a propagated Reset ends up as warm Reset on DFP, CCS is made low. 1b = If a propagated Reset ends up as warm Reset on DFP, CCS remains High  |
|   |                              |     | This behavior matches with the Spec where CCS should be 1 in DSPOrt.resetting state.   |
| 6   | HUB_U3_RMT_WKUP_EN           | R/W | Remote wakeup behavior   |
|   |                              |     | 0b = Propagating DS wakeup does not depend on hub remote wakeup enable. 1b = Hub has to be enabled for remote wakeup for propagating DS wakeup.  |
| 5   | HUB_U1_U2_EXI T_FAILED       | R/W | U1, U2 exit failure control  |
|   |                              |     | 0b = On a U1/U2 exit fail link transitions to SS_INACTIVE<br>1b = On a U1/U2 exit fail link transitions to Recovery  |
| 4   | HUB_PING_TO_500MS            | R   | USB3 Hub configuration bit. Downstream port U1 ping receives timeout.  |
|   |                              |     | 1 = Ping receive timeout is 500 ms.<br>0 = Ping receive timeout is 300 ms.   |
| 3   | HUB_STALL_EP0_HALT           | R/W | USB3 Hub configuration bit. Stall behavior.  |
|   |                              |     | 0b = Respond with STALL to SetfeatureHalt (EP0) 1b = Do not respond with STALL to SetfeatureHalt (EP0).  |
| 2   | Reserved                     | R   | Always '0'   |
| 1   | USB3_HUB_VSM_PD_DIS-<br>ABLE | R/W | 0b = USB3 VSM messaging is enabled. For any unsupported commands, firmware will respond with STALL. 1b = USB3 VSM messaging is disabled (default). The hardware will respond with a STALL to VSM commands. |
| 0   | USB3_HUB_ENABLE              | R/W | This bit enables the USB3 Hub.   |
|   |                              |     | 0b = Hub held in Reset.<br>1b = Hub operational  |

### TABLE 90: USB3 HUB CONTROL 3

| USB3_HUB_CTL3<br>OFFSET: 3842h<br>RESET = 01h |                |     | USB3 Hub Control 3<br>Base Address: BF80_0000h  |
|---|----------------|-----|---|
| Bit   | Name           | R/W | Description   |
| 7   | Reserved       | R   | Always '0'  |
| 6   | FORCE_U1_U2_FF | R/W | U1, U2 Timer force bit.   |
|   |                |     | 0b = Downstream port U1/U2 timers follow normal operation.<br>1b = Downstream port U1/U2 timers will be forced to 0xFF.   |
| 5:4   | HUB_SCALEDOWN  | R/W | 00b = Disables all scale-downs. Actual timing values are used. 01b = Enables scaled down SS timing and repeat values including: - Number of TxEq training sequences reduce to 8 - LFPS polling burst time reduced to 100 ns - LFPS warm Reset receive reduced to 30 μs. 10b = No TxEq training sequences are sent. Overrides Bit 4. 11b = Enables bit 0 and bit 1 scale-down timing values. |
| 3   | DISABLE_U1_U2  | R/W | 0b = U1/U2 entry is enabled as per USB specification. 1b = The hub upstream and downstream ports do not request a low-power entry (U1/U2) and also reject any low-power entry request from their link partners.   |
| 2   | DISABLE_P3     | R/W | When set, this bits prevents the PHYS from going into P3 state in suspend.  |
| 1   | USB3_BIAS_ON   | R/W | This bit forces the USB3 bias request on. Bias will not be shut down in global P3.  |
| 0   | USB3_XTAL_ON   | R/W | 1b = The USB3 will not request crystal shutdown.  Firmware should keep this bit set to a '1' at all time during normal  |
|   |                |     | operation.  |

### TABLE 91: USB3 VBUS DEBOUNCE REGISTER

| USB3_VBUS_DEB_PERIOD<br>OFFSET: 3843h<br>RESET = 64h |          |     | USB3 VBUS Debounce Register<br>Base Address: BF80_0000h                              |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:0  | DEBOUNCE | R/W | Debounce period to be used for VBUS debounce for the USB3 Hub in VBUS Bypass mode.   |
|  |          |     | This register only takes effect if USB3_PASS_THRU is set in VBUS_PASS_THRU register. |
|  |          |     | This value is in units of 1 ms. The default value it 100 ms.                         |

## TABLE 92: USB3 HUB CONTROL 4

| USB3_HUB_CTL4<br>OFFSET: 3844h<br>RESET = 01h |          |     | USB3 Hub Control 4<br>Base Address: BF80_0000h |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description                                    |
| 7   | Reserved | R   | Always '0'                                     |

TABLE 92: USB3 HUB CONTROL 4 (CONTINUED)

| USB3_HUB_CTL4<br>OFFSET: 3844h<br>RESET = 01h |                   |     | USB3 Hub Control 4<br>Base Address: BF80_0000h   |
|---|-------------------|-----|--|
| Bit   | Name              | R/W | Description  |
| 6   | WKUP_200US_N100US | R/W | This bit selects the wakeup timer for the clock:  1b = 200 µsec  0b = 100 µsec   |
|   |                   |     | This register bit only has meaning when USB3 PLL is shut down.   |
| 5:4   | Reserved          | R   | Always '0'   |
| 3   | USB3_GANG_PWR_EN  | R/W | 0b = Individual power switching is enabled.  1b = All usb3 downstream ports will have power turned on if host enables power on any of the usb3 downstream ports.  If a port is to be disabled in GANG mode, the PRT_SEL for that port must be set to 0x00 to disable port power.                                     |
| 2:1   | Reserved          | R   | Always '0'   |
| 0   | HUB_DS_POWR_SW_EN | R/W | 0b = the USB 3.0 Downstream Facing Hub Port State Machine assumes DS power switches are not supported.  1b = the USB 3.0 Downstream Facing Hub Port State Machine assumes DS power switches are supported.  This bit does not have any effect if HUB_DIS_DSPORT_ECR (bit 2) or HUB_DIS_VBUS_OFF_ECR (bit 1) are set. |

## TABLE 93: USB3 HUB CONTROL 5

| USB3_HUB_CTL5<br>OFFSET: 3849h<br>RESET = 00h |                        |     | USB3 Hub Control 5<br>Base Address: BF80_0000h   |  |  |
|---|------------------------|-----|--|--|--|
| Bit   | Name                   | R/W | Description  |  |  |
| 7   | Reserved               | R   | Always '0'   |  |  |
| 6   | DISABLE_HP_PENDING_FIX | R/W | Ob = Pending HP count is reset when the link receives the LGOOD advertisement when it enters U0. So, when link comes back from Recovery due to Pending HP timeout to U0 and LGOOD advertisement is successfully received from the link partner, the next recovery due to Pending HP timeout will not be considered consecutive.  1b = The link goes to the Inactive state when there are four consecutive recoveries due to the pending HP timeout even though the link might be stable in U0 and transfers data between these recoveries. |  |  |

TABLE 93: USB3 HUB CONTROL 5 (CONTINUED)

| USB3_HUB_CTL5<br>OFFSET: 3849h<br>RESET = 00h |                                    |     | USB3 Hub Control 5<br>Base Address: BF80_0000h   |
|---|------------------------------------|-----|--|
| Bit   | Name                               | R/W | Description  |
| 5:4   | US_SET_FTR_FC_EN                   | R/W | Places EP0 in flow control during the status stage of these commands: set_feature[PORT_LINK_STATE] or set_feature[PORT_U2_TIMEOUT] or set_feature[FORCE_LINKPM_ACCEPT].  Adds a timed hardware flow control during the status state of such commands will keep the host from proceeding further and thus will avoid potential race condition between the host setting the feature and host getting a port status. The hub will send NRDY during the Status stage and will start the timer. When timer expires, hub sends ERDY and then ACKs the STATUS TP.  00 = Do not enter flow control. 01 = 1 msec 10 = 4 msec 11 = 16 msec |
| 3   | Reserved                           | R   | Always '0'   |
| 2   | LINK_ULORU2_UL_TIME-<br>OUT_WKP_EN | R/W | 0b = The DFP will not leave U1 or U2 if u1_timeout is updated through SetPortFeature(PORT_U1_TIMEOUT). 1b = The DFP will wakeup from U1 or U2 when host issues Set-PortFeature(PORT_U1_TIMEOUT).   |
| 1   | DS_LINK_CONFIG_FAIL_C-<br>TRL      | R/W | 0b = If downstream port did not finish link configuration, no packets will be sent to that port. 1b = Packets are sent to the DFP even if the port did not finish the link configuration.  |
| 0   | US_LINKCONFIG_FAIL_C-<br>TRL       | R/W | 0b = If the upstream port did not finish link configuration, the packets to the DS ports will be discarded. 1b = UFP forwards the packets to the DFPs before it completes the link configuration.  |

## TABLE 94: USB3 HUB STATUS REGISTER

| USB30_HUB_STAT<br>OFFSET: 3851h<br>RESET = 00h |                                |     | USB3 Hub Status Register<br>Base Address: BF80_0000h                         |
|--|--------------------------------|-----|--|
| Bit  | Name                           | R/W | Description  |
| 7  | USB3_DN_CONNECT_DE-<br>TECT_P7 | R   | USB Device connected on downstream port 7  0b = Connected 1b = Not connected |
| 6  | USB3_DN_CONNECT_DE-<br>TECT_P6 | R   | USB Device connected on downstream port 6  0b = Connected 1b = Not connected |

TABLE 94: USB3 HUB STATUS REGISTER (CONTINUED)

|     | _HUB_STAT<br>T: 3851h<br>= 00h |     | USB3 Hub Status Register<br>Base Address: BF80_0000h |
|-----|--------------------------------|-----|--|
| Bit | Name                           | R/W | Description  |
| 5   | USB3_DN_CONNECT_DE-<br>TECT_P5 | R   | USB Device connected on downstream port 5            |
|     |                                |     | 0b = Connected<br>1b = Not connected                 |
| 4   | USB3_DN_CONNECT_DE-<br>TECT_P4 | R   | USB Device connected on downstream port 4            |
|     |                                |     | 0b = Connected                                       |
|     |                                |     | 1b = Not connected                                   |
| 3   | USB3_DN_CONNECT_DE-<br>TECT_P3 | R   | USB Device connected on downstream port 3            |
|     |                                |     | 0b = Connected                                       |
|     |                                |     | 1b = Not connected                                   |
| 2   | USB3_DN_CONNECT_DE-<br>TECT_P2 | R   | USB Device connected on downstream port 2            |
|     |                                |     | 0b = Connected                                       |
|     |                                |     | 1 = Not connected                                    |
| 1   | USB3_DN_CONNECT_DE-<br>TECT_P1 | R   | USB Device connected on downstream port 1            |
|     |                                |     | 0b = Connected                                       |
|     |                                |     | 1b = Not connected                                   |
| 0   | USB3_HOST_DETECT               | R   | Hub upstream port connected to USB3 host             |
|     |                                |     | 0b = No Host connected                               |
|     |                                |     | 1b = USB3 host connected                             |

#### TABLE 95: USB3 SUSPEND INDICATOR

| USB30_SUSP_IND<br>OFFSET: 3857h<br>RESET = 00h |               |     | USB3 Downstream Speed Indicator Register 2<br>Base Address: BF80_0000h  |
|--|---------------|-----|---|
| Bit  | Name          | R/W | Description   |
| 7:1  | Reserved      | R   | Always reads '0.'   |
| 0  | USB3_SUSP_IND | R   | Suspend or resume indicator for USB3 hub controller:  0b = USB3 is in Functional state.  1b = USB3 is in Suspend state. |

### TABLE 96: USB3 PORT REMAP ENABLE REGISTER

| USB3_PRT_REMAP<br>OFFSET: 3858h<br>RESET = 00h |          |     | USB3 Port Remap Enable Register<br>Base Address: BF80_0000h |
|--|----------|-----|---|
| Bit  | Name     | R/W | Description   |
| 7:1  | Reserved | R   | Always reads '0.'   |

Note 1: If USB3\_PRT\_REMAP\_EN ='1', then the physical port can only be disabled through the USB3\_PRT\_RE-MAP registers. If USB3\_PRT\_REMAP\_EN = '0', then physical ports can only be disabled through PORT\_-CONFIGURATION\_SEL\_[7:1] registers.

## TABLE 96: USB3 PORT REMAP ENABLE REGISTER (CONTINUED)

| USB3_PRT_REMAP<br>OFFSET: 3858h<br>RESET = 00h |                   |     | USB3 Port Remap Enable Register<br>Base Address: BF80_0000h  |
|--|-------------------|-----|--|
| Bit  | Name              | R/W | Description  |
| 0 (  | USB3_PRT_REMAP_EN | R/W | 0b = Port remap is disabled. Port is mapped in ascending order.  1b = Port remap is enabled. DS ports are remapped in the order of port remap register values. |

**Note 1:** If USB3\_PRT\_REMAP\_EN ='1', then the physical port can only be disabled through the USB3\_PRT\_RE-MAP registers. If USB3\_PRT\_REMAP\_EN = '0', then physical ports can only be disabled through PORT\_-CONFIGURATION\_SEL\_[7:1] registers.

#### TABLE 97: USB3 PORT REMAP PORTS 1 AND 2

| USB3_PRT_REMAP_2AND1<br>OFFSET: 3860h<br>RESET = XXh |           |     | USB3 Port Remap Ports 1 and 2 Register<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT_2_MAP | R/W | 0000b = Physical Port 2 is disabled. 0001b = Physical Port 2 is mapped to Logical Port 1. 0010b = Physical Port 2 is mapped to Logical Port 2. 0011b = Physical Port 2 is mapped to Logical Port 3. 0100b = Physical Port 2 is mapped to Logical Port 4. 0101b = Physical Port 2 is mapped to Logical Port 5. 0110b = Physical Port 2 is mapped to Logical Port 6. 0111b = Physical Port 2 is mapped to Logical Port 7. |
| 3:0  | PRT_1_MAP | R/W | 0000b = Physical Port 1 is disabled. 0001b = Physical Port 1 is mapped to Logical Port 1. 0010b = Physical Port 1 is mapped to Logical Port 2. 0011b = Physical Port 1 is mapped to Logical Port 3. 0100b = Physical Port 1 is mapped to Logical Port 4. 0101b = Physical Port 1 is mapped to Logical Port 5. 0110b = Physical Port 1 is mapped to Logical Port 6. 0111b = Physical Port 1 is mapped to Logical Port 7. |

#### TABLE 98: USB3 PORT REMAP PORTS 3 AND 4

| USB3_PRT_REMAP_4AND3<br>OFFSET: 3861h<br>RESET = XXh |           |     | USB3 Port Remap Ports 3 and 4 Register<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT_4_MAP | R/W | 0000b = Physical Port 4 is disabled. 0001b = Physical Port 4 is mapped to Logical Port 1. 0010b = Physical Port 4 is mapped to Logical Port 2. 0011b = Physical Port 4 is mapped to Logical Port 3. 0100b = Physical Port 4 is mapped to Logical Port 4. 0101b = Physical Port 4 is mapped to Logical Port 5. 0110b = Physical Port 4 is mapped to Logical Port 6. 0111b = Physical Port 4 is mapped to Logical Port 7. |

# TABLE 98: USB3 PORT REMAP PORTS 3 AND 4 (CONTINUED)

| USB3_PRT_REMAP_4AND3<br>OFFSET: 3861h<br>RESET = XXh |           |     | USB3 Port Remap Ports 3 and 4 Register<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 3:0  | PRT_3_MAP | R/W | 0000b = Physical Port 3 is disabled. 0001b = Physical Port 3 is mapped to Logical Port 1. 0010b = Physical Port 3 is mapped to Logical Port 2. 0011b = Physical Port 3 is mapped to Logical Port 3. 0100b = Physical Port 3 is mapped to Logical Port 4. 0101b = Physical Port 3 is mapped to Logical Port 5. 0110b = Physical Port 3 is mapped to Logical Port 6. 0111b = Physical Port 3 is mapped to Logical Port 7. |

### TABLE 99: USB3 PORT REMAP PORTS 5 AND 6

| USB3_PRT_REMAP_6AND5<br>OFFSET: 3862h<br>RESET = XXh |           |     | USB3 Port Remap Ports 5 and 6 Register<br>Base Address: BF80_0000h  |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:4  | PRT_6_MAP | R/W | 0000b = Physical Port 6 is disabled. 0001b = Physical Port 6 is mapped to Logical Port 1. 0010b = Physical Port 6 is mapped to Logical Port 2. 0011b = Physical Port 6 is mapped to Logical Port 3. 0100b = Physical Port 6 is mapped to Logical Port 4. 0101b = Physical Port 6 is mapped to Logical Port 5. 0110b = Physical Port 6 is mapped to Logical Port 6. 0111b = Physical Port 6 is mapped to Logical Port 7. |
| 3:0  | PRT_5_MAP | R/W | 0000b = Physical Port 5 is disabled. 0001b = Physical Port 5 is mapped to Logical Port 1. 0010b = Physical Port 5 is mapped to Logical Port 2. 0011b = Physical Port 5 is mapped to Logical Port 3. 0100b = Physical Port 5 is mapped to Logical Port 4. 0101b = Physical Port 5 is mapped to Logical Port 5. 0110b = Physical Port 5 is mapped to Logical Port 6. 0111b = Physical Port 5 is mapped to Logical Port 7. |

### TABLE 100: USB3 PORT REMAP LOCK REGISTER

| OFFSE | USB3_PRT_REMAP_REG_LOCK<br>OFFSET: 3864h<br>RESET = 00h |     | USB3 Port Remap Lock Register<br>Base Address: BF80_0000h |
|-------|---|-----|---|
| Bit   | Name  | R/W | Description   |
| 7:1   | Reserved  | R   | Reserved  |

## TABLE 100: USB3 PORT REMAP LOCK REGISTER (CONTINUED)

| USB3_PRT_REMAP_REG_LOCK<br>OFFSET: 3864h<br>RESET = 00h |                             |     | USB3 Port Remap Lock Register<br>Base Address: BF80_0000h   |
|---|-----------------------------|-----|---|
| Bit   | Name                        | R/W | Description   |
| 0   | USB3_PRT_REMAP_REG_L<br>OCK | R/W | USB Port Remap Lock Bit   |
|   |                             |     | 0 = Ports are remappable.   |
|   |                             |     | 1 = Lock bit is set. Ports are not remappable.  |
|   |                             |     | This bit should be set after writing all port remap registers from 1 to 7. When set, write operation is blocked for the port remap registers (1 to 7).  |
|   |                             |     | To enable multiple writes to the USB3_PRT_REMAP registers, follow the steps below:  1. Clear this USB3_PRT_REMAP_REG_LOCK bit.  2. Write new values to the USB3_PRT_REMAP registers.  3. Set the USB3_DYNAMIC_PRT_POWER_EN bit. (Recommended)  4. Set this USB3_PRT_REMAP_REG_LOCK bit. |

#### TABLE 101: USB3 PORT REMAP DYNAMIC PORT POWER ENABLE

| USB3_DYNAMIC_PRT_POWER_EN OFFSET: 3865h RESET = 00h |                                |     | USB3 Port Remap Dynamic Port Power Enable<br>Base Address: BF80_0000h   |
|---|--------------------------------|-----|---|
| Bit   | Name                           | R/W | Description   |
| 7:1   | Reserved                       | R   | Reserved  |
| 0   | USB3_DYNAM-<br>IC_PRT_POWER_EN | R/W | PRT_REMAP_REG_LOCK bit and must be set prior to the PRT_REMAP_REG_LOCK being set in order to enable the built-in hardware mechanism that sets port power to the newly used ports and clears port power to the newly unused ports.  0 = Dynamic Port Power is disabled. Port power is not dynamically changed by the hardware when enabling or disabling ports.  1 = Dynamic Port Power is enabled. Port power to individual newly enabled ports will be set, and port power will be cleared to individual newly unused ports. |

## TABLE 102: USB3 PHY STATES REGISTER 1

| USB3_PHY_STATE1<br>OFFSET: 3870h<br>RESET = 00h |          |     | USB 3 PHY State Register 1<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:6   | P_STATE3 | R   | Indicates state of downstream PHY3  00b = P0 Normal Operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state |
| 5:4   | P_STATE2 | R   | Indicates state of downstream PHY2  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state |

# TABLE 102: USB3 PHY STATES REGISTER 1 (CONTINUED)

| USB3_PHY_STATE1<br>OFFSET: 3870h<br>RESET = 00h |          |     | USB 3 PHY State Register 1<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 3:2   | P_STATE1 | R   | Indicates state of downstream PHY1  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state |
| 1:0   | P_STATE0 | R   | Indicates state of upstream PHY0  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state   |

## TABLE 103: USB3 PHY STATES REGISTER 2

| USB3_PHY_STATE2<br>OFFSET: 3874h<br>RESET = 00h |          |     | USB 3 PHY State Register 2<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:4   | Reserved | R   | Always '0'  |
| 5:4   | P_STATE6 | R   | Indicates state of downstream PHY6  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state |
| 3:2   | P_STATE5 | R   | Indicates state of downstream PHY5  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state |
| 1:0   | P_STATE4 | R   | Indicates state of upstream PHY4  00b = P0 Normal operation  01b = P1 Low recovery time latency  10b = P2 Longer recovery time latency  11b = P3 Lowest power state   |

TABLE 104: PORT0 (UPSTREAM) PORT POWER SELECT

| PORT_CFG_SEL_0 OFFSET: 3C00h RESET = 80h |                      |     | PHYSICAL Port 0 Power Select<br>Base Address: BF80_0000h   |
|--|----------------------|-----|--|
| Bit                                      | Name                 | R/W | Description  |
| 31:23                                    | Reserved             | R   | Always reads '0.' Do not modify.   |
| 22                                       | ORIENTATION_POLARITY | R/W | This bit indicates or controls the Type-C orientation of the port.  This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
| 21                                       | CC_ENABLE            | R/W | This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
| 20:16                                    | Reserved             | R   | Always reads '0.' Do not modify.   |
| 15                                       | MUX_EN               | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled   |
| 14                                       | Reserved             | R   | Always reads '0.' Do not modify.   |
| 13:12                                    | C_MUX_SEL[1:0]       | R/W | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  00 = Firmware controls attach and orientation. (This mode is used for Power Deliver- enabled ports.)                   |
|  |                      |     | 01 = Firmware controls C_ATTACH, hardware logic controls ORI-ENTATION. (Used in custom application only)  10 = Firmware controls ORIENTATION, hardware logic controls C_ATTACH. (Used in custom application only)  |
|  |                      |     | 11 = Hardware logic controls C_ATTACH and ORIENTATION. (This mode is used for standard Type-C ports with no PD enabled.)   |
| 11                                       | C_SEL_BNA            | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C.  0 = PHY side 'A' is selected. |
|  |                      |     | 1 = PHY side 'B' is selected.  |

TABLE 104: PORT0 (UPSTREAM) PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_0 OFFSET: 3C00h RESET = 80h |                |       | PHYSICAL Port 0 Power Select<br>Base Address: BF80_0000h   |
|--|----------------|-------|--|
| Bit                                      | Name           | R/W   | Description  |
| 10                                       | C_ATTACH       | R/W   | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected. |
|  |                |       | 0 = No Type-C attach<br>1 = Type-C attach detected   |
| 9:8                                      | DORT TYPE      | R/W   |  |
| 9.0                                      | PORT_TYPE      | FK/VV | Indicates the type of USB receptacle used on the port  |
|  |                |       | 00 = Type-A with USB2 and USB3   |
|  |                |       | 01 = Type-C with USB2 and USB3   |
|  |                |       | 10 = Split. Type-A USB2 only, internal (embedded device) USB3<br>11 = Split. Type-C USB2 only, internal (embedded device) USB3   |
| -  | COMPINED MODE  | D/14/ |  |
| 7  | COMBINED _MODE | R/W   | This should always be set to 1 for the standard use-case as both pins are always physically bonded out the same pin in the package.  |
|  |                |       | 0 = The Port Power and Overcurrent Sense functions use separate physical pins.   |
|  |                |       | 1 = The Port Power and Overcurrent Sense functions use the same physical pin.  |
| 6  | GANG_PIN       | R/W   | When set, the port power will be connected to the GANG_PWR pin.  |
| 5  | DISABLED       | R/W   | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.  |
| 4  | PERMANENT      | R/W   | When set, this indicates that the port has a permanently attached device.  |
| 3:0                                      | PRT_SEL        | R/W   | Unused for Port 0 (No PRT_CTL0). Always '0000b'  |
|  |                |       |  |

**TABLE 105: PORT1 PORT POWER SELECT** 

| _     | CFG_SEL_1<br>T: 3C04h<br>= 80h |     | PHYSICAL Port 1 Power Select<br>Base Address: BF80_0000h   |
|-------|--------------------------------|-----|--|
| Bit   | Name                           | R/W | Description  |
| 31:23 | Reserved                       | R   | Always reads '0.' Do not modify.   |
| 22    | ORIENTATION_POLARITY           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates/controls the Type-C orientation of the port.  |
| 21    | CC_ENABLE                      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.  |
| 20    | AUTO_DETACH                    | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to 000b automatically when a device detach is detected.   |
| 19:17 | MINIHOST_CONNECT[2:0]          | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (Disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode. Others are reserved. |
| 16    | MINI_HOST_ENABLE               | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.   |
| 15    | MUX_EN                         | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled   |
| 14    | Reserved                       | R   | Always reads '0.' Do not modify.   |
|       |                                |     |  |

TABLE 105: PORT1 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_1 OFFSET: 3C04h RESET = 80h |                |     | PHYSICAL Port 1 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit                                      | Name           | R/W | Description   |
| 13:12                                    | C_MUX_SEL[1:0] | R/W | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
|  |                |     | 00 = Firmware controls attach and orientation. (This is mode used for Power Delivery enabled ports.)  |
|  |                |     | 01 = Firmware controls C_ATTACH, hardware logic controls ORI-<br>ENTATION. (Used in custom application only)  |
|  |                |     | 10 = Firmware controls ORIENTATION, hardware logic controls C_ATTACH. (Used in custom application only)   |
|  |                |     | 11 = Hardware logic controls C_ATTACH and ORIENTATION. (This mode is used for standard Type-C ports with no PD enabled.)  |
| 11                                       | C_SEL_BNA      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|  |                |     | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.  |
| 10                                       | C_ATTACH       | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.  |
|  |                |     | 0 = No Type-C attach<br>1 = Type-C attach detected  |
| 9:8                                      | PORT_TYPE      | R/W | Indicates the type of USB receptacle used on the port.  |
|  |                |     | 00 = Type-A with USB2 and USB3<br>01 = Type-C with USB2 and USB3<br>10 = Split. Type-A USB2 only, internal (embedded device) USB3<br>11 = Split. Type-C USB2 only, internal (embedded device) USB3  |

TABLE 105: PORT1 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_1 OFFSET: 3C04h RESET = 80h |                |     | PHYSICAL Port 1 Power Select<br>Base Address: BF80_0000h   |
|--|----------------|-----|--|
| Bit                                      | Name           | R/W | Description  |
| 7  | COMBINED _MODE | R/W | This should always be set to 1 for the standard use-case as both pins are always physically bonded out the same pin in the package.  |
|  |                |     | <ul> <li>0 = The Port Power and Overcurrent Sense functions use separate physical pins.</li> <li>1 = The Port Power and Overcurrent Sense functions use the same physical pin.</li> </ul>  |
| 6  | GANG_PIN       | R/W | When set, the port power will be connected to the GANG_PWR pin.  |
| 5  | DISABLED       | R/W | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.  |
| 4  | PERMANENT      | R/W | When set, this indicates that the port has a permanently attached device.  |
| 3:0                                      | PRT_SEL        | R/W | This selects the source for PRT_CTL1.  0000b = The port power is disabled.   |
|  |                |     | 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host.) 0010b = The port is on if the USB3 port power is on. (Enable port power command received from USB3 host.) 0011b = The port is on if the USB2 or USB3 port power is on. |
|  |                |     | (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write.)  |
|  |                |     | All other values are reserved.   |

TABLE 106: PORT2 PORT POWER SELECT

| PORT_CFG_SEL_2 OFFSET: 3C08h RESET = 80h |                       |     | PHYSICAL Port 2 Power Select<br>Base Address: BF80_0000h  |
|--|-----------------------|-----|---|
| Bit                                      | Name                  | R/W | Description   |
| 31:23                                    | Reserved              | R   | Always reads '0.' Do not modify.  |
| 22                                       | ORIENTATION_POLARITY  | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls the Type-C orientation of the port.  |
| 21                                       | CC_ENABLE             | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.   |
| 20                                       | AUTO_DETACH           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to 000b automatically when a device detach is detected.  |
| 19:17                                    | MINIHOST_CONNECT[2:0] | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode.  Others are reserved. |
| 16                                       | MINI_HOST_ENABLE      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.  |
| 15                                       | MUX_EN                | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled  |
| 14                                       | Reserved              | R   | Always reads '0.' Do not modify.  |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

TABLE 106: PORT2 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_2 OFFSET: 3C08h RESET = 80h |                |     | PHYSICAL Port 2 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit                                      | Name           | R/W | Description   |
| 13:12                                    | C_MUX_SEL[1:0] | R/W | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
|  |                |     | 00 = Firmware controls attach and orientation (This mode used for Power Delivery enabled ports.)  |
|  |                |     | 01 = Firmware controls C_ATTACH, hardware logic controls ORI-<br>ENTATION. (Used in custom application only)  |
|  |                |     | 10 = Firmware controls ORIENTATION, hardware logic controls C_ATTACH. (Used in custom application only)   |
|  |                |     | 11 = Hardware logic controls C_ATTACH and ORIENTATION.<br>(This mode is used for standard Type-C ports with no PD enabled.)   |
| 11                                       | C_SEL_BNA      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|  |                |     | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.  |
| 10                                       | C_ATTACH       | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.  |
|  |                |     | 0 = No Type-C attach<br>1 = Type-C attach detected  |
| 9:8                                      | PORT_TYPE      | R/W | Indicates the type of USB receptacle used on the port.  00 = Type-A with USB2 and USB3 01 = Type-C with USB2 and USB3 10 = Split. Type-A USB2 only, internal (embedded device) USB3   |
|  |                |     | 11 = Split. Type-C USB2 only, internal (embedded device) USB3   |

TABLE 106: PORT2 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_2<br>OFFSET: 3C08h<br>RESET = 80h |                |     | PHYSICAL Port 2 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit  | Name           | R/W | Description   |
| 7  | COMBINED _MODE | R/W | This should always be set to 1 for the standard-use case as both pins are always physically bonded out the same pin in the package.   |
|  |                |     | <ul> <li>0 = The Port Power and Overcurrent Sense functions use separate physical pins.</li> <li>1 = The Port Power and Overcurrent Sense functions use the same physical pin.</li> </ul>   |
| 6  | GANG_PIN       | R/W | When set, the port power will be connected to the GANG_PWR pin.   |
| 5  | DISABLED       | R/W | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.   |
| 4  | PERMANENT      | R/W | When set, this indicates that the port has a permanently attached device.   |
| 3:0  | PRT_SEL        | R/W | This selects the source for PRT_CTL2.  0000b = The port power is disabled. 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host.) 0010b = The port is on if the USB3 port power is on. (Enable port power command received from USB3 host.) 0011b = The port is on if the USB2 or USB3 port power is on. (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write.) |
|  |                |     | All other values are reserved.  |

**TABLE 107: PORT3 PORT POWER SELECT** 

| PORT_CFG_SEL_3 OFFSET: 3C0Ch RESET = 80h |                       |     | PHYSICAL Port 3 Power Select<br>Base Address: BF80_0000h   |
|--|-----------------------|-----|--|
| Bit                                      | Name                  | R/W | Description  |
| 31:23                                    | Reserved              | R   | Always reads '0.' Do not modify.   |
| 22                                       | ORIENTATION_POLARITY  | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls the Type-C orientation of the port.   |
| 21                                       | CC_ENABLE             | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.  |
| 20                                       | AUTO_DETACH           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to 000b automatically when a device detach is detected.   |
| 19:17                                    | MINIHOST_CONNECT[2:0] | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (Disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode. Others are reserved. |
| 16                                       | MINI_HOST_ENABLE      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.   |
| 15                                       | MUX_EN                | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled   |
| 14                                       | Reserved              | R   | Always reads '0.' Do not modify.   |

TABLE 107: PORT3 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_3 OFFSET: 3C0Ch RESET = 80h |                |     | PHYSICAL Port 3 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit                                      | Name           | R/W | Description   |
| 13:12                                    | C_MUX_SEL[1:0] | R/W | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
|  |                |     | 00 = Firmware controls attach and orientation. (This mode is used for Power Delivery enabled ports.)  |
|  |                |     | 01 = Firmware controls C_ATTACH, hardware logic controls ORI-<br>ENTATION. (Used in custom application only)  |
|  |                |     | 10 = Firmware controls ORIENTATION, hardware logic controls C_ATTACH. (Used in custom application only)   |
|  |                |     | 11 = Hardware logic controls C_ATTACH and ORIENTATION. (This mode is used for standard Type-C ports with no PD enabled.)  |
| 11                                       | C_SEL_BNA      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|  |                |     | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.  |
| 10                                       | C_ATTACH       | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.  |
|  |                |     | 0 = No Type-C attach<br>1 = Type-C attach detected  |
| 9:8                                      | PORT_TYPE      | R/W | Indicates the type of USB receptacle used on the port.  |
|  |                |     | 00 = Type-A with USB2 and USB3<br>01 = Type-C with USB2 and USB3<br>10 = Split. Type-A USB2 only, internal (embedded device) USB3<br>11 = Split. Type-C USB2 only, internal (embedded device) USB3  |

TABLE 107: PORT3 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_3 OFFSET: 3C0Ch RESET = 80h |                |     | PHYSICAL Port 3 Power Select<br>Base Address: BF80_0000h   |
|--|----------------|-----|--|
| Bit                                      | Name           | R/W | Description  |
| 7  | COMBINED _MODE | R/W | This should always be set to 1 for the standard-use case as both pins are always physically bonded out the same pin in the package.  |
|  |                |     | <ul> <li>0 = The Port Power and Overcurrent Sense functions use separate physical pins.</li> <li>1 = The Port Power and Overcurrent Sense functions use the same physical pin.</li> </ul>  |
| 6  | GANG_PIN       | R/W | When set, the port power will be connected to the GANG_PWR pin.  |
| 5  | DISABLED       | R/W | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.  |
| 4  | PERMANENT      | R/W | When set, this indicates that the port has a permanently attached device.  |
| 3:0                                      | PRT_SEL        | R/W | This selects the source for PRT_CTL3.  0000b = The port power is disabled. 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host) 0010b = The port is on if the USB3 port power is on. (Enable port power command received from USB3 host.) 0011b = The port is on if the USB2 or USB3 port power is on. (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write.) |
|  |                |     | All other values are reserved.   |

**TABLE 108: PORT4 PORT POWER SELECT** 

| PORT_CFG_SEL_4 OFFSET: 3C10h RESET = 80h |                       |     | PHYSICAL Port 4 Power Select<br>Base Address: BF80_0000h   |
|--|-----------------------|-----|--|
| Bit                                      | Name                  | R/W | Description  |
| 31:23                                    | Reserved              | R   | Always reads '0.' Do not modify.   |
| 22                                       | ORIENTATION_POLARITY  | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls the Type-C orientation of the port.   |
| 21                                       | CC_ENABLE             | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.  |
| 20                                       | AUTO_DETACH           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to 000b automatically when a device detach is detected.   |
| 19:17                                    | MINIHOST_CONNECT[2:0] | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (Disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode. Others are reserved. |
| 16                                       | MINI_HOST_ENABLE      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.   |
| 15                                       | MUX_EN                | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled   |
| 14                                       | Reserved              | R   | Always reads '0.' Do not modify.   |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

TABLE 108: PORT4 PORT POWER SELECT (CONTINUED)

| Name C_MUX_SEL[1:0] | R/W                | Description   |
|---------------------|--------------------|---|
| C_MUX_SEL[1:0]      |                    | - 3333. р. 333  |
|                     | R/W                | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
|                     |                    | 00 = Firmware controls attach and orientation. (This mode used for Power Delivery enabled ports.)   |
|                     |                    | 01 = Firmware controls C_ATTACH. Hardware logic controls ORI-<br>ENTATION. (Used in custom application only)  |
|                     |                    | 10 = Firmware controls ORIENTATION. Hardware logic controls C_ATTACH. (Used in custom application only)   |
|                     |                    | 11 = Hardware logic controls C_ATTACH and ORIENTATION.<br>(This mode is used for standard Type-C ports with no PD enabled.)   |
| C_SEL_BNA           | R/W                | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|                     |                    | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.  |
| C_ATTACH            | R/W                | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.  |
|                     |                    | 0 = No Type-C attach<br>1 = Type-C attach detected  |
| PORT_TYPE           | R/W                | Indicates the type of USB receptacle used on the port.  00 = Type-A with USB2 and USB3 01 = Type-C with USB2 and USB3 10 = Split. Type-A USB2 only, internal (embedded device) USB3 11 = Split. Type-C USB2 only, internal (embedded device) USB3                         |
|                     | C_ATTACH PORT_TYPE | C_ATTACH R/W  PORT_TYPE R/W   |

TABLE 108: PORT4 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_4 OFFSET: 3C10h RESET = 80h |                |     | PHYSICAL Port 4 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit                                      | Name           | R/W | Description   |
| 7  | COMBINED _MODE | R/W | This should always be set to 1 for the standard-use case as both pins are always physically bonded out the same pin in the package.   |
|  |                |     | 0 = The Port Power and Overcurrent Sense functions use separate physical pins. 1 = The Port Power and Overcurrent Sense functions use the same physical pin.  |
| 6  | GANG_PIN       | R/W | When set, the port power will be connected to the GANG_PWR pin.   |
| 5  | DISABLED       | R/W | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.   |
| 4  | PERMANENT      | R/W | When set, this indicates that the port has a permanently attached device.   |
| 3:0                                      | PRT_SEL        | R/W | This selects the source for PRT_CTL4.  0000b = The port power is disabled. 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host) 0010b = The port is on if the USB3 port power is on. (Enable port power command received from USB3 host) 0011b = The port is on if the USB2 or USB3 port power is on. (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write.) |
|  |                |     | All other values are reserved.  |

**TABLE 109: PORT5 PORT POWER SELECT** 

| PORT_CFG_SEL_5<br>OFFSET: 3C14h<br>RESET = 80h |                       |     | PHYSICAL Port 5 Power Select<br>Base Address: BF80_0000h  |
|--|-----------------------|-----|---|
| Bit  | Name                  | R/W | Description   |
| 31:23  | Reserved              | R   | Always reads '0.' Do not modify.  |
| 22   | ORIENTATION_POLARITY  | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls the Type-C orientation of the port.  |
| 21   | CC_ENABLE             | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.   |
| 20   | AUTO_DETACH           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to   |
|  |                       |     | 000b automatically when a device detach is detected.  |
| 19:17  | MINIHOST_CONNECT[2:0] | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (Disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode.  Others are reserved. |
| 16   | MINI_HOST_ENABLE      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.  |
| 15   | MUX_EN                | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled  |
| 14   | Reserved              | R   | Always reads '0.' Do not modify.  |

TABLE 109: PORT5 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_5<br>OFFSET: 3C14h<br>RESET = 80h |  | PHYSICAL Port 5 Power Select Base Address: BF80_0000h  |
|--|--|--|
| Name   | R/W  | Description  |
| C_MUX_SEL[1:0]                                 | R/W  | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.   |
|  |  | 00 = Firmware controls attach and orientation. (This mode used for Power Delivery enabled ports.)  |
|  |  | 01 = Firmware controls C_ATTACH. Hardware logic controls ORI-ENTATION. (Used in custom application only)   |
|  |  | 10 = Firmware controls ORIENTATION. Hardware logic controls C_ATTACH. (Used in custom application only)  |
|  |  | 11 = Hardware logic controls C_ATTACH and ORIENTATION. (This mode is used for standard Type-C ports with no PD enabled.)   |
| C_SEL_BNA                                      | R/W  | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates/controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|  |  | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.   |
| C_ATTACH                                       | R/W  | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.   |
|  |  | 0 = No Type-C attach<br>1 = Type-C attach detected   |
| PORT_TYPE                                      | R/W  | Indicates the type of USB receptacle used on the port.  00 = Type-A with USB2 and USB3 01 = Type-C with USB2 and USB3 10 = Split. Type-A USB2 only, internal (embedded device) USB3 11 = Split. Type-C USB2 only, internal (embedded device) USB3                      |
|  | Name  C_MUX_SEL[1:0]  C_SEL_BNA  C_ATTACH  PORT_TYPE | Name R/W  C_MUX_SEL[1:0] R/W  C_SEL_BNA R/W  C_ATTACH R/W  PORT_TYPE R/W   |

TABLE 109: PORT5 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_5<br>OFFSET: 3C14h<br>RESET = 80h |                |     | PHYSICAL Port 5 Power Select<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit  | Name           | R/W | Description   |
| 7  | COMBINED _MODE | R/W | This should always be set to 1 for the standard-use case as both pins are always physically bonded out the same pin in the package.   |
|  |                |     | <ul> <li>0 = The Port Power and Overcurrent Sense functions use separate physical pins.</li> <li>1 = The Port Power and Overcurrent Sense functions use the same physical pin.</li> </ul>   |
| 6  | GANG_PIN       | R/W | When set, the port power will be connected to the GANG_PWR pin.   |
| 5  | DISABLED       | R/W | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.   |
| 4  | PERMANENT      | R/W | When set, this indicates that the port has a permanently attached device.   |
| 3:0  | PRT_SEL        | R/W | This selects the source for PRT_CTL5.  0000b = The port power is disabled. 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host.) 0010b = The port is on if the USB3 port power is on (Enable port power command received from USB3 host.) 0011b = The port is on if the USB2 or USB3 port power is on. (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write) |
|  |                |     | All other values are reserved.  |

TABLE 110: PORT6 PORT POWER SELECT

| PORT_CFG_SEL_6<br>OFFSET: 3C18h<br>RESET = 80h |                       |     | PHYSICAL Port 6 Power Select<br>Base Address: BF80_0000h  |
|--|-----------------------|-----|---|
| Bit  | Name                  | R/W | Description   |
| 31:23  | Reserved              | R   | Always reads '0.' Do not modify.  |
| 22   | ORIENTATION_POLARITY  | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls the Type-C orientation of the port.  |
| 21   | CC_ENABLE             | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit controls the Enable to CC Pin Detection logic. This should always be enabled for Type-C ports.   |
| 20   | AUTO_DETACH           | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  When this bit is set, the MINIHOST_CONNECT bits will be set to 000b automatically when a device detach is detected.  |
| 19:17  | MINIHOST_CONNECT[2:0] | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  000 = Neutral condition (Disconnected state) 001 = The port is connected to Mini-Host. 010 = The port is connected to the USB2 hub in USB1.1 mode. 011 = The port is connected in USB2 mode. 100 = The port is connected in USB3.1 Gen 1 mode.  Others are reserved. |
| 16   | MINI_HOST_ENABLE      | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = The port is a standard USB port connected to the USB hub. 1 = The port is under control by the Mini-Host.  |
| 15   | MUX_EN                | R/W | Enables the internal MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  0 = Port MUX disabled 1 = Port MUX enabled  |
| 14   | Reserved              | R   | Always reads '0.' Do not modify.  |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

TABLE 110: PORT6 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_6<br>OFFSET: 3C18h<br>RESET = 80h |                             |     | PHYSICAL Port 6 Power Select<br>Base Address: BF80_0000h  |
|--|-----------------------------|-----|---|
| Bit  | Name                        | R/W | Description   |
| 13:12  | C_MUX_SEL[1:0]              | R/W | Control mode for the MUX for Type-C routing of the USB3.1 signals. This register bit is controlled by the firmware and should not be modified externally under normal-use cases.  |
|  |                             |     | 00 = Firmware controls attach and orientation. (This mode used for Power Delivery enabled ports.)   |
|  |                             |     | 01 = Firmware controls C_ATTACH. Hardware logic controls ORI-ENTATION. (Used in custom application only)  |
|  |                             |     | 10 = Firmware controls ORIENTATION. Hardware logic controls C_ATTACH. (Used in custom application only)   |
|  |                             |     | 11 = Hardware logic controls C_ATTACH and ORIENTATION. (This mode is used for standard Type-C ports with no PD enabled.)  |
| 11   | C_SEL_BNA                   | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls which USB3.1 PHY is selected for the Type-C attach orientation. This bit is valid only if MUX_EN = 1 and PORT_TYPE = Type-C. |
|  |                             |     | 0 = PHY side 'A' is selected.<br>1 = PHY side 'B' is selected.  |
| 10   | C_ATTACH                    | R/W | This register bit is controlled by the firmware and should not be modified externally under normal-use cases. This bit indicates or controls if a Type-C attach is detected.  |
|  |                             |     | 0 = No Type-C attach<br>1 = Type-C attach detected  |
| 9:8  | PORT_TYPE                   | R/W | Indicates the type of USB receptacle used on the port.  00 = Type-A with USB2 and USB3 01 = Type-C with USB2 and USB3 10 = Split. Type-A USB2 only, internal (embedded device) USB3   |
|  | Contain nontrottinos on mod |     | 11 = Split. Type-C USB2 only, internal (embedded device) USB3   |

TABLE 110: PORT6 PORT POWER SELECT (CONTINUED)

| PORT_CFG_SEL_6<br>OFFSET: 3C18h<br>RESET = 80h |  | PHYSICAL Port 6 Power Select<br>Base Address: BF80_0000h  |
|--|--|---|
| Name   | R/W  | Description   |
| COMBINED _MODE                                 | R/W  | This should always be set to 1 for the standard use-case as both pins are always physically bonded out the same pin in the package.   |
|  |  | 0 = The Port Power and Overcurrent Sense functions use separate physical pins. 1 = The Port Power and Overcurrent Sense functions use the same physical pin.  |
| GANG_PIN                                       | R/W  | When set, the port power will be connected to the GANG_PWR pin.   |
| DISABLED                                       | R/W  | When set, this disables the port. This is used to inform the USB hub that a port is permanently disabled.   |
| PERMANENT                                      | R/W  | When set, this indicates that the port has a permanently attached device.   |
| PRT_SEL  | R/W  | This selects the source for PRT_CTL6.  0000b = The port power is disabled. 0001b = The port is on if the USB2 port power is on. (Enable port power command received from USB2 host.) 0010b = The port is on if the USB3 port power is on. (Enable port power command received from USB3 host.) 0011b = The port is on if the USB2 or USB3 port power is on. (Enable port power command received from USB2 or USB3 host.) 0100b = The port is on if the designated GPIO is on. (Change PRT_CTL pin to GPIO mode for external control via USB register write or SMBus/I <sup>2</sup> C register write.) |
|  | Rame COMBINED _MODE  GANG_PIN  DISABLED  PERMANENT | Name R/W COMBINED_MODE R/W  GANG_PIN R/W  DISABLED R/W  PERMANENT R/W   |

TABLE 111: USB PORT 1 OCS SOURCE SELECT

| USB_OCS_SEL_1<br>OFFSET: 3C20h<br>RESET = 00h |              |     | PHYSICAL Port 1 OCS Source Select<br>Base Address: BF80_0000h                |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 1.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.                                     |
|   |              |     | 0010b = OCS pin comes from GPIO.<br>0011b = OCS pin comes from GANG PWR pin. |
|   |              |     | 1111b = OCS pin comes nom SANG_1 WIX pin.                                    |
|   |              |     | (i.e. teaming)   |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 1.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                   |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                                     |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | All other values are reserved.   |

TABLE 112: USB PORT 2 OCS SOURCE SELECT

| USB_OCS_SEL_2<br>OFFSET: 3C24h<br>RESET = 00h |              |     | PHYSICAL Port 2 OCS Source Select<br>Base Address: BF80_0000h                |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 2.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.                                     |
|   |              |     | 0010b = OCS pin comes from GPIO.<br>0011b = OCS pin comes from GANG PWR pin. |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | (i.e. teemig)  |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 2.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                   |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                                     |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | All other values are reserved.   |

TABLE 113: USB PORT 3 OCS SOURCE SELECT

| USB_OCS_SEL_3<br>OFFSET: 3C28h<br>RESET = 00h |              |     | PHYSICAL Port 3 OCS Source Select<br>Base Address: BF80_0000h                    |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 3.                           |
|   |              |     | 0000b = OCS is disabled.<br>0001b = OCS comes from USB3 Hub OCS pin.             |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.   |
|   |              |     | 1111b = OCS is forced on (for testing).  |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 3.                           |
|   |              |     | 000b = OCS is disabled.  |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                       |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin. 1111b = OCS is forced on (for testing). |
|   |              |     | Titib = 000 is followed off (for testing).                                       |
|   |              |     | All other values are reserved.   |

TABLE 114: USB PORT 4 OCS SOURCE SELECT

| USB_OCS_SEL_4<br>OFFSET: 3C2Ch<br>RESET = 00h |              |     | PHYSICAL Port 4 OCS Source Select<br>Base Address: BF80_0000h                    |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 4.                           |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.   |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin. 1111b = OCS is forced on (for testing). |
|   |              |     | 1111b = 000 is lorded off (for testing).   |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 4.                           |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                       |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.   |
|   |              |     | 1111b = OCS is forced on (for testing).  |
|   |              |     | All other values are reserved.   |

TABLE 115: USB PORT 5 OCS SOURCE SELECT

| USB_OCS_SEL_5<br>OFFSET: 3C30h<br>RESET = 00h |              |     | PHYSICAL Port 5 OCS Source Select<br>Base Address: BF80_0000h                |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 5.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.                                     |
|   |              |     | 0010b = OCS pin comes from GPIO.<br>0011b = OCS pin comes from GANG PWR pin. |
|   |              |     | 1111b = OCS pin comes norm GANG_FWR pin.                                     |
|   |              |     | Tittle Coo is island on (islands).   |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 5.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                   |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                                     |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | All other values are reserved.   |

TABLE 116: USB PORT 6 OCS SOURCE SELECT

| USB_OCS_SEL_6<br>OFFSET: 3034h<br>RESET = 00h |              |     | PHYSICAL Port 6 OCS Source Select<br>Base Address: BF80_0000h |
|---|--------------|-----|---|
| Bit   | Name         | R/W | Description   |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 6.        |
|   |              |     | 0000b = OCS is disabled.                                      |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.                      |
|   |              |     | 0010b = OCS pin comes from GPIO.                              |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                      |
|   |              |     | 1111b = OCS is forced on (for testing).                       |
|   |              |     | All other values are reserved.                                |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 6.        |
|   |              |     | 0000b = OCS is disabled.                                      |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                    |
|   |              |     | 0010b = OCS pin comes from GPIO.                              |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                      |
|   |              |     | 1111b = OCS is forced on (for testing).                       |
|   |              |     | All other values are reserved.                                |

TABLE 117: USB PORT 7 OCS SOURCE SELECT

| USB_OCS_SEL_7<br>OFFSET: 3038h<br>RESET = 00h |              |     | PHYSICAL Port 7 OCS Source Select<br>Base Address: BF80_0000h                |
|---|--------------|-----|--|
| Bit   | Name         | R/W | Description  |
| 7:4   | OCS_SEL_USB3 | R/W | This selects the source for the OCS signal for Port 7.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB3 Hub OCS pin.<br>0010b = OCS pin comes from GPIO. |
|   |              |     | 0011b = OCS pin comes from GANG PWR pin.                                     |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | All other values are reserved.   |
| 3:0   | OCS_SEL_USB2 | R/W | This selects the source for the OCS signal for Port 7.                       |
|   |              |     | 0000b = OCS is disabled.   |
|   |              |     | 0001b = OCS comes from USB2 Hub OCS logic.                                   |
|   |              |     | 0010b = OCS pin comes from GPIO.   |
|   |              |     | 0011b = OCS pin comes from GANG_PWR pin.                                     |
|   |              |     | 1111b = OCS is forced on (for testing).                                      |
|   |              |     | All other values are reserved.   |

TABLE 118: VBUS\_DET PASS THROUGH REGISTER

| VBUS_DET_PASS_THRU<br>OFFSET: 3C40h<br>RESET = 00h |                |     | VBUS_DET Pass-Through Register<br>Base Address: BF80_0000h  |
|--|----------------|-----|---|
| Bit  | Name           | R/W | Description   |
| 7:4  | Reserved       | R   | Always reads '0.'   |
| 3:2  | USB3_PASS_THRU | R/W | 00 = The VBUS detection to the USB3 Hub comes from the internal PIO24. 01 = The VBUS detection to the USB3 Hub comes from the VBUS_DET pin. 10 = The VBUS detection to the USB3 Hub comes from the VBUS_MON pin. 11 = Reserved= |
| 1:0  | USB2_PASS_THRU | R/W | 00 = The VBUS detection to the USB2 Hub comes from the internal PIO32. 01 = The VBUS detection to the USB2 Hub comes from the VBUS_DET pin. 10 = The VBUS detection to the USB2 Hub comes from the VBUS_MON pin. 11 = Reserved  |

TABLE 119: PORT 0 (UPSTREAM) STATUS REGISTER

| PORT_STAT_REG_0<br>OFFSET: 3C50h<br>RESET = 00h |                 |     | PHYSICAL Port 0 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit   | Name            | R/W | Description   |
| 7:6   | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.   |
|   |                 |     | 1 = Type-A port currently has an attached device.   |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  1 = Type-C port currently has an attached device.  0 = Type-C port does not have an attached device. |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port.       |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.            |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |

**TABLE 120: PORT 1 STATUS REGISTER** 

| PORT_STAT_REG_1 OFFSET: 3C54h RESET = 00h |                 |     | PHYSICAL Port 1 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit                                       | Name            | R/W | Description   |
| 7:6                                       | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.   |
|   |                 |     | 1 = Type-A port currently has an attached device.   |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.   |
|   |                 |     | 1 = Type-C port currently has an attached device.   |
|   |                 |     | 0 = Type-C port does not have an attached device.   |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected.  This is cleared by the firmware before enabling the port power for the port. |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                          |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.        |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                          |

**TABLE 121: PORT 2 STATUS REGISTER** 

| PORT_STAT_REG_2 OFFSET: 3C58h RESET = 00h |                 |     | PHYSICAL Port 2 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit                                       | Name            | R/W | Description   |
| 7:4                                       | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.   |
|   |                 |     | 1 = Type-A port currently has an attached device.   |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  1 = Type-C port currently has an attached device.  0 = Type-C port does not have an attached device. |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port.      |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach is detected. Cleared by the hardware if the port power is not enabled for this port.                           |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.           |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |

**TABLE 122: PORT 3 STATUS REGISTER** 

| PORT_STAT_REG_3 OFFSET: 3C5Ch RESET = 00H |                 |     | PHYSICAL Port 3 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit                                       | Name            | R/W | Description   |
| 7:4                                       | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.   |
|   |                 |     | 1 = Type-A port currently has an attached device.   |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.   |
|   |                 |     | 1 = Type-C port currently has an attached device.   |
|   |                 |     | 0 = Type-C port does not have an attached device.   |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected.  This is cleared by the firmware before enabling the port power for the port. |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                          |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.       |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                          |

**TABLE 123: PORT 4 STATUS REGISTER** 

| PORT_STAT_REG_4 OFFSET: 3C60h RESET = 00h |                 |     | PHYSICAL Port 4 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit                                       | Name            | R/W | Description   |
| 7:4                                       | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.   |
|   |                 |     | 1 = Type-A port currently has an attached device.   |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  1 = Type-C port currently has an attached device.  0 = Type-C port does not have an attached device. |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port.      |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach is detected. Cleared by the hardware if the port power is not enabled for this port.                           |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.           |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |

**TABLE 124: PORT 5 STATUS REGISTER** 

| PORT_STAT_REG_5<br>OFFSET: 3C64h<br>RESET = 00H |                 |     | PHYSICAL Port 5 Status Register<br>Base Address: BF80_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7:4   | Reserved        | R   | Always reads '0.'  |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.  |
|   |                 |     | 1 = Type-A port currently has an attached device.  |
|   |                 |     | 0 = Type-A port does not have an attached device.  |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  1 = Type-C port currently has an attached device.   |
|   |                 |     | 0 = Type-C port does not have an attached device.  |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port. |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                         |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.      |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach is detected. Cleared by the hardware if the port power is not enabled for this port.                      |

**TABLE 125: PORT 6 STATUS REGISTER** 

| PORT_STAT_REG_6<br>OFFSET: 3C68h<br>RESET = 00h |                 |     | PHYSICAL Port 6 Status Register<br>Base Address: BF80_0000h   |
|---|-----------------|-----|---|
| Bit   | Name            | R/W | Description   |
| 7:4   | Reserved        | R   | Always reads '0.'   |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.  1 = Type-A port currently has an attached device.  |
|   |                 |     | 0 = Type-A port does not have an attached device.   |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  1 = Type-C port currently has an attached device.  0 = Type-C port does not have an attached device. |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port.      |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.           |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach detected. Cleared by the hardware if the port power is not enabled for this port.                              |

**TABLE 126: PORT 7 STATUS REGISTER** 

| PORT_STAT_REG<br>OFFSET: 3C6Ch<br>RESET = 00h |                 |     | PHYSICAL Port 7 Status Register<br>Base Address: BF80_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7:4   | Reserved        | R   | Always reads '0.'  |
| 5   | A_ATTACH_STATUS | R   | The current state of the Type-A port attach status.  |
|   |                 |     | 1 = Type-A port currently has an attached device.  |
|   |                 |     | 0 = Type-A port does not have an attached device.  |
| 4   | C_ATTACH_STATUS | R   | The current state of the Type-C port attach status.  |
|   |                 |     | 1 = Type-C port currently has an attached device.  |
|   |                 |     | 0 = Type-C port does not have an attached device.  |
| 3   | USB_A_ATTACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 attach is detected. This is cleared by the firmware before enabling the port power for the port. |
| 2   | USB_C_ATTACH    | R   | Set = 1 by hardware when USB Type-C attach is detected. Cleared by the hardware if the port power is not enabled for this port.                      |
| 1   | USB_A_DETACH    | R   | Set = 1 by hardware when a USB2 LS, FS, HS, or USB3 detach is detected. Cleared by the hardware if the port power is not enabled for this port.      |
| 0   | USB_C_DETACH    | R   | Set = 1 by hardware when USB Type-C attach is detected. Cleared by the hardware if the port power is not enabled for this port.                      |

## 3.4.1.1 Port Control Registers

These registers control the analog signaling of specific ports.

TABLE 127: USB3 PORT 0 TX PRE-DRIVER

| SS_P0_AFE_TEST_IN4<br>OFFSET: 6086h<br>RESET = 00h |          |     | USB3 PHYSICAL Port 0 TX Pre-Driver<br>Base Address: BF80_0000h  |
|--|----------|-----|---|
| Bit Name R/W                                       |          | R/W | Description   |
| 7:3  | Reserved | R   | Reserved. Do not modify.  |
| 2:1  | Length   | R/W | PHYSICAL Port 0 Transmitter Pre-Driver current adjust $00 = 100 \ \mu\text{A} \ (\text{default biasing})$ $01 = 125 \ \mu\text{A}$ $10 = 87.5 \ \mu\text{A}$ $11 = 112.5 \ \mu\text{A}$ |
| 0  | Reserved | R   | Reserved. Do not modify.  |

### TABLE 128: USB PORT 0 BOOST REGISTER

| HS_P0_BOOST<br>OFFSET: 60CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 0 Boost Register<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:3   | Reserved | R   | Reserved. Do not modify.  |
| 2:0   | HS_BOOST | R/W | HS Output Current.  |
|   |          |     | 000b = Nominal 17.78 mA 001b = Decrease by 5% 010b = Increase by 10% 011b = Increase by 5% 100b = Increase by 20% 101b = Increase by 15% 110b = Increase by 15% 111b = Increase by 30% 111b = Increase by 25%  When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register in case there are High-Speed disconnect issues. |

TABLE 129: USB PORT 0 VARISENSE REGISTER

| HS_P0_VSENSE<br>OFFSET: 60CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 0 Varisense Register<br>Base Address: BF80_0000h  |
|--|------------------------|-----|---|
| Bit  | Name                   | R/W | Description   |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning  |
|  |                        |     | 00b = Nominal (575 mV) threshold<br>01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)<br>11b = 700 mV threshold (+22%)  |
| 5:3  | Reserved               | R   | Reserved. Do not modify.  |
| 2:0  | SQ_TUNE[2:0]           | R/W | Squelch Tune  |
|  |                        |     | 000b = Nominal 100 mV Trip Point<br>001b = Decrease by 12.5 mV<br>010b = Decrease by 25 mV<br>011b = Decrease by 37.5 mV<br>100b = Decrease by 50 mV<br>101 = Decrease by 62.5 mV<br>110b = Increase by 25 mV<br>111b = Increase by 12.5 mV |

TABLE 130: USB3 PORT 0 LTSSM STATE

| SS_P0_LTSSM_STATE OFFSET: 61C0h RESET = 00h |             |     | USB3 PHYSICAL Port 0 LTSSM State<br>Base Address: BF80_0000h   |
|---|-------------|-----|--|
| Bit   | Name        | R/W | Description  |
| 7:4   | LTSSM_STATE | R   | PHYSICAL Port 0 LTSSM state.  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) 1010b = Compliance (no sub-states) 1011b = Loopback (no sub-states) |
| 3   | Reserved    | R   | Always reads '0.'  |

TABLE 130: USB3 PORT 0 LTSSM STATE (CONTINUED)

| SS_P0_LTSSM_STATE OFFSET: 61C0h RESET = 00h |                 |     | USB3 PHYSICAL Port 0 LTSSM State<br>Base Address: BF80_0000h                             |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 2:0   | LTSSM_SUB_STATE | R   | PHYSICAL Port 0 LTSSM sub-state. Undefined values are invalid.  SIS.Disabled sub-states: |
|   |                 |     | 000b = SSD.Power3<br>001b = SSD.Power3A  |
|   |                 |     | 010b = SSD.Main  |
|   |                 |     | Rx.Detect sub-states:<br>000b = Rx.Detect.Init   |
|   |                 |     | 001b = Rx.Detect.Power2<br>010b = Rx.Detect.Reset  |
|   |                 |     | 011b = Rx.Detect.Reset_T   |
|   |                 |     | 100b = Rx.Detect.Active0   |
|   |                 |     | 101b = Rx.Detect.Active1<br>110b = Rx.Detect.Quiet                                       |
|   |                 |     | SS.Inactive sub-states: 000b = SS.Inactive.Reset   |
|   |                 |     | 001b = SS.Inactive.Power2  |
|   |                 |     | 010b = SS.Inactive.Quite0<br>011b = SS.Inactive.Quiet1                                   |
|   |                 |     | 100b = SS.Inactive.Quiet1  |
|   |                 |     | 100b = SS.Inactive.Disconnect.Detect1  |
|   |                 |     | Polling sub-states:<br>000b = Polling.Reset  |
|   |                 |     | 001b = Polling.Power0  |
|   |                 |     | 010b = Polling.LFPS  |
|   |                 |     | 011b = Polling.RxEQ  |
|   |                 |     | 100b = Polling.Active<br>101b = Polling.Configuration                                    |
|   |                 |     | 110b = Polling.ldle  |
|   |                 |     | Recovery sub-states:   |
|   |                 |     | 000b = Recovery.Reset<br>001b = Recovery.Power0  |
|   |                 |     | 010b = Recovery.Active   |
|   |                 |     | 011b = Recovery.Cofiguration   |
|   |                 |     | 100b = Recovery.ldle   |
|   |                 |     | HotReset sub-states:<br>000b = HotReset.Reset  |
|   |                 |     | 000b = HotReset.Reset<br>001b = HotReset.Go  |
|   |                 |     | 010b = HotReset.Active1  |
|   |                 |     | 011b = HotReset.Active2  |
|   |                 |     | 100b = HotReset.Exit   |

## TABLE 131: USB3 PORT 0 TX\_MARGIN

| SS_P0_TEST_PIPE_CTL_0 OFFSET: 61D0h RESET = 00h |          |     | USB3 PHYSICAL Port 0 TX Margin<br>Base Address: BF80_0000h  |  |
|---|----------|-----|---|--|
| Bit   | Name     | R/W | Description   |  |
| 7   | Reserved | R   | Always read '0.' Do not modify.   |  |
| 6:4   | Length   | R/W | PHYSICAL Port 0 transmitter biasing and amplitude adjust  000 = 0% change (default)  001 = +11%  010 = +21%  011 = +33%  100 = -67%  101 = -64%  110 = -61%  111 = -57% |  |
| 3:0   | Reserved | R   | Always read '0.' Do not modify.   |  |

### TABLE 132: USB3 PORT 1 TX PRE-DRIVER

| SS_P1_AFE_TEST_IN4<br>OFFSET: 6486h<br>RESET = 00h |          |     | USB3 PHYSICAL Port 1 TX Pre-Driver<br>Base Address: BF80_0000h   |  |
|--|----------|-----|--|--|
| Bit Name R/W                                       |          | R/W | Description  |  |
| 7:3  | Reserved | R   | Reserved. Do not modify.   |  |
| 2:1  | Length   | R/W | PHYSICAL Port 1 Transmitter Pre-Driver current adjust  00 = 100 μA (default biasing)  01 = 125 μA  10 = 87.5 μA  11 = 112.5 μA |  |
| 0  | Reserved | R   | Reserved. Do not modify.   |  |

### TABLE 133: USB PORT 1 BOOST REGISTER

| HS_P1_<br>OFFSE<br>RESET | T: 64CAh |     | PHYSICAL USB Port 1 Boost Register<br>Base Address: BF80_0000h |
|--------------------------|----------|-----|--|
| Bit                      | Name     | R/W | Description  |
| 7:3                      | Reserved | R   | Reserved. Do not modify.                                       |

TABLE 133: USB PORT 1 BOOST REGISTER (CONTINUED)

| HS_P1_BOOST<br>OFFSET: 64CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 1 Boost Register<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 2:0   | HS_BOOST | R/W | HS Output Current   |
|   |          |     | 000b = Nominal 17.78 mA   |
|   |          |     | 001b = Decrease by 5%   |
|   |          |     | 010b = Increase by 10%  |
|   |          |     | 011b = Increase by 5%   |
|   |          |     | 100b = Increase by 20%  |
|   |          |     | 101b = Increase by 15%  |
|   |          |     | 110b = Increase by 30%  |
|   |          |     | 111b = Increase by 25%  |
|   |          |     | When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register should users encounter High-Speed disconnect issues. |

### **TABLE 134: USB PORT 1 VARISENSE REGISTER**

| HS_P1_VSENSE<br>OFFSET: 64CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 1 Varisense Register<br>Base Address: BF80_0000h   |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning  00b = Nominal (575 mV) threshold  01b = 625 mV threshold (+8.6%)  10b = 675 mV threshold (+17%)  11b = 700 mV threshold (+22%) |
| 5:3  | Reserved               | R   | Reserved. Do not modify.   |

### TABLE 134: USB PORT 1 VARISENSE REGISTER (CONTINUED)

| HS_P1_VSENSE<br>OFFSET: 64CCh<br>RESET = 00h |              |     | PHYSICAL USB Port 1 Varisense Register<br>Base Address: BF80_0000h   |
|--|--------------|-----|--|
| Bit  | Name         | R/W | Description  |
| 2:0  | SQ_TUNE[2:0] | R/W | Squelch Tune  000b = Nominal 100-mV Trip Point  001b = Decrease by 12.5 mV  010b = Decrease by 25 mV  011b = Decrease by 37.5 mV  100b = Decrease by 50 mV  101b = Decrease by 62.5 mV  111b = Increase by 25 mV |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

### TABLE 135: USB3 PORT 1 LTSSM STATE

| SS_P1_LTSSM_STATE OFFSET: 65C0h RESET = 00h |             |     | USB3 PHYSICAL Port 1 LTSSM State<br>Base Address: BF80_0000h   |
|---|-------------|-----|--|
| Bit   | Name        | R/W | Description  |
| 7:4   | LTSSM_STATE | R   | PHYSICAL Port 1 LTSSM state  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) 1010b = Compliance (no sub-states) |
| 3   | Reserved    | R   | 1011b = Loopback (no sub-states) Always reads '0.'   |

TABLE 135: USB3 PORT 1 LTSSM STATE (CONTINUED)

| Bit Name R/W Description  2:0 LTSSM_SUB_STATE R PHYSICAL Port 1 LTSSM sub-state. Undefined values are invalid SIS.Disabled sub-states: 000b = SSD.Power3 001b = SSD.Power3A 010b = SSD.Main  Rx.Detect sub-states: 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset 011b = Rx.Detect.Reset T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quiet0 011b = SS.Inactive.Quiet0 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1 Polling sub-states: 000b = Polling.Reset 001b = Polling.Power0 |     |
|---|-----|
| SIS.Disabled sub-states: 000b = SSD.Power3 001b = SSD.Power3A 010b = SSD.Main  Rx.Detect sub-states: 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quite1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1 Polling sub-states: 000b = Polling.Reset   |     |
| 000b = SSD.Power3 001b = SSD.Power3A 010b = SSD.Main  Rx.Detect sub-states: 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset 11b = Rx.Detect.Active0 101b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quiet1 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset  | id. |
| 001b = SSD.Power3A 010b = SSD.Main  Rx.Detect sub-states: 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| Rx.Detect sub-states: 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset 110b = Rx.Detect.Active0 101b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset  |     |
| 000b = Rx.Detect.Init 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 001b = Rx.Detect.Power2 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 010b = Rx.Detect.Reset 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 011b = Rx.Detect.Reset_T 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 100b = Rx.Detect.Active0 101b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset  |     |
| 101b = Rx.Detect.Active1 110b = Rx.Detect.Quiet  SS.Inactive sub-states: 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| SS.Inactive sub-states:  000b = SS.Inactive.Reset  001b = SS.Inactive.Power2  010b = SS.Inactive.Quite0  011b = SS.Inactive.Quiet1  100b = SS.Inactive.Disconnect.Detect0  100b = SS.Inactive.Disconnect.Detect1  Polling sub-states:  000b = Polling.Reset   |     |
| 000b = SS.Inactive.Reset 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset  |     |
| 001b = SS.Inactive.Power2 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 010b = SS.Inactive.Quite0 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 011b = SS.Inactive.Quiet1 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| 100b = SS.Inactive.Disconnect.Detect0 100b = SS.Inactive.Disconnect.Detect1  Polling sub-states: 000b = Polling.Reset   |     |
| Polling sub-states: 000b = Polling.Reset  |     |
| 000b = Polling.Reset  |     |
|   |     |
|   |     |
| 010b = Polling.LFPS   |     |
| 011b = Polling.RxEQ   |     |
| 100b = Polling.Active   |     |
| 101b = Polling.Configuration  |     |
| 110b = Polling.ldle   |     |
| Recovery sub-states:  |     |
| 000b = Recovery.Reset   |     |
| 001b = Recovery.Power0  |     |
| 010b = Recovery.Active<br>011b = Recovery.Cofiguration  |     |
| 100b = Recovery.Idle  |     |
| HotReset sub-states:  |     |
| 000b = HotReset.Reset   |     |
| 001b = HotReset.Go  |     |
| 010b = HotReset.Active1<br>011b = HotReset.Active2  |     |
| 100b = HotReset.Exit  |     |

# TABLE 136: USB3 PORT 1 TX\_MARGIN

| SS_P1_TEST_PIPE_CTL_0 OFFSET: 65D0h RESET = 00h |          |     | USB3 PHYSICAL Port 1 TX Margin<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7   | Reserved | R   | Always read '0.' Do not modify.   |
| 6:4   | Length   | R/W | PHYSICAL Port 1 transmitter biasing and amplitude adjust.  000 = 0% change (default) 001 = +11% 010 = +21% 011 = +33% 100 = -67% 101 = -64% 110 = -61% 111 = -57% |
| 3:0   | Reserved | R   | Always read '0.' Do not modify.   |

# TABLE 137: USB3 PORT 2 TX PRE-DRIVER

| SS_P2_AFE_TEST_IN4<br>OFFSET: 6886h<br>RESET = 00h |          |     | USB3 PHYSICAL Port 2 TX Pre-Driver<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:3  | Reserved | R   | Reserved. Do not modify.   |
| 2:1  | Length   | R/W | PHYSICAL Port 2 Transmitter Pre-Driver current adjust  00 = 100 μA (default biasing)  01 = 125 μA  10 = 87.5 μA  11 = 112.5 μA |
| 0  | Reserved | R   | Reserved. Do not modify.   |

TABLE 138: USB PORT 2 BOOST REGISTER

| HS_P2_BOOST<br>OFFSET: 68CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 2 Boost Register<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:3   | Reserved | R   | Reserved. Do not modify.  |
| 2:0   | HS_BOOST | R/W | HS Output Current   |
|   |          |     | 000b = Nominal 17.78 mA 001b = Decrease by 5% 010b = Increase by 10% 011b = Increase by 5% 100b = Increase by 20% 101b = Increase by 15% 110b = Increase by 30% 111b = Increase by 25%  When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register if users encounter High-Speed disconnect issues. |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

**TABLE 139: USB PORT 2 VARISENSE REGISTER** 

| HS_P2_VSENSE<br>OFFSET: 68CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 2 Varisense Register<br>Base Address: BF80_0000h   |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning   |
|  |                        |     | 00b = Nominal (575 mV) threshold<br>01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)<br>11b = 700 mV threshold (+22%)   |
| 5:3  | Reserved               | R   | Reserved. Do not modify.   |
| 2:0  | SQ_TUNE[2:0]           | R/W | Squelch Tune   |
|  |                        |     | 000b = Nominal 100 mV Trip Point<br>001b = Decrease by 12.5 mV<br>010b = Decrease by 25 mV<br>011b = Decrease by 37.5 mV<br>100b = Decrease by 50 mV<br>101b = Decrease by 62.5 mV<br>110b = Increase by 25 mV<br>111b = Increase by 12.5 mV |

TABLE 140: USB3 PORT 2 LTSSM STATE

| SS_P2_LTSSM_STATE OFFSET: 69C0h RESET = 00h |              |   | USB3 PHYSICAL Port 2 LTSSM State<br>Base Address: BF80_0000h  |
|---|--------------|---|---|
| Bit   | Bit Name R/W |   | Description   |
| 7:4   | LTSSM_STATE  | R | PHYSICAL Port 2 LTSSM state  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) |
| 3   | Reserved     | D | 1010b = Compliance (no sub-states) 1011b = Loopback (no sub-states)   |
| 3   | Reserved     | R | Always reads '0.'   |

# TABLE 140: USB3 PORT 2 LTSSM STATE (CONTINUED)

| SS_P2_LTSSM_STATE OFFSET: 69C0h RESET = 00h |                 |     | USB3 PHYSICAL Port 2 LTSSM State<br>Base Address: BF80_0000h   |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 2:0   | LTSSM_SUB_STATE | R   | PHYSICAL Port 2 LTSSM sub-state. Undefined values are invalid. |
|   |                 |     | SIS.Disabled sub-states:                                       |
|   |                 |     | 000b = SSD.Power3  |
|   |                 |     | 001b = SSD.Power3A   |
|   |                 |     | 010b = SSD.Main  |
|   |                 |     | Rx.Detect sub-states:  |
|   |                 |     | 000b = Rx.Detect.Init  |
|   |                 |     | 001b = Rx.Detect.Power2  |
|   |                 |     | 010b = Rx.Detect.Reset   |
|   |                 |     | 011b = Rx.Detect.Reset_T                                       |
|   |                 |     | 100b = Rx.Detect.Active0                                       |
|   |                 |     | 101b = Rx.Detect.Active1                                       |
|   |                 |     | 110b = Rx.Detect.Quiet   |
|   |                 |     | SS.Inactive sub-states:  |
|   |                 |     | 000b = SS.Inactive.Reset                                       |
|   |                 |     | 001b = SS.Inactive.Power2                                      |
|   |                 |     | 010b = SS.Inactive.Quite0                                      |
|   |                 |     | 011b = SS.Inactive.Quiet1                                      |
|   |                 |     | 100b = SS.Inactive.Disconnect.Detect0                          |
|   |                 |     | 100b = SS.Inactive.Disconnect.Detect1                          |
|   |                 |     | Polling sub-states:  |
|   |                 |     | 000b = Polling.Reset   |
|   |                 |     | 001b = Polling.Power0  |
|   |                 |     | 010b = Polling.LFPS  |
|   |                 |     | 011b = Polling.RxEQ<br>100b = Polling.Active                   |
|   |                 |     | 101b = Polling.Configuration                                   |
|   |                 |     | 110b = Polling.Idle  |
|   |                 |     |  |
|   |                 |     | Recovery sub-states:   |
|   |                 |     | 000b = Recovery.Reset  |
|   |                 |     | 001b = Recovery.Power0<br>010b = Recovery.Active               |
|   |                 |     | 011b = Recovery.Cofiguration                                   |
|   |                 |     | 100b = Recovery.Idle   |
|   |                 |     |  |
|   |                 |     | HotReset sub-states:   |
|   |                 |     | 000b = HotReset.Reset<br>001b = HotReset.Go                    |
|   |                 |     | 010b = HotReset.Go   |
|   |                 |     | 011b = HotReset.Active2  |
|   |                 |     | 100b = HotReset.Exit   |
|   |                 |     | TOOD - FIOU (COCLEAR   |

## TABLE 141: USB3 PORT 2 TX\_MARGIN

| SS_P2_TEST_PIPE_CTL_0 OFFSET: 69D0h RESET = 00h |          |     | USB3 PHYSICAL Port 2 TX Margin<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7   | Reserved | R   | Always reads '0.' Do not modify.  |
| 6:4   | Length   | R/W | PHYSICAL Port 2 transmitter biasing and amplitude adjust  000 = 0% change (default)  001 = +11%  010 = +21%  011 = +33%  100 = -67%  101 = -64%  110 = -61%  111 = -57% |
| 3:0   | Reserved | R   | Always reads '0.' Do not modify.  |

### TABLE 142: USB3 PORT 3 TX PRE-DRIVER

| SS_P3_AFE_TEST_IN4 OFFSET: 6C86h RESET = 00h |          |     | USB3 PHYSICAL Port 3 TX Pre-Driver<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:3  | Reserved | R   | Reserved. Do not modify.   |
| 2:1  | Length   | R/W | PHYSICAL Port 3 Transmitter Pre-Driver current adjust  00 = 100 μA (default biasing)  01 = 125 μA  10 = 87.5 μA  11 = 112.5 μA |
| 0  | Reserved | R   | Reserved. Do not modify.   |

### TABLE 143: USB PORT 3 BOOST REGISTER

| HS_P3_<br>OFFSET<br>RESET | T: 6CCAh |     | PHYSICAL USB Port 3 Boost Register<br>Base Address: BF80_0000h |
|---------------------------|----------|-----|--|
| Bit                       | Name     | R/W | Description  |
| 7:3                       | Reserved | R   | Reserved. Do not modify.                                       |

TABLE 143: USB PORT 3 BOOST REGISTER (CONTINUED)

| HS_P3_BOOST<br>OFFSET: 6CCAh<br>RESET = 00h |          |     | PHYSICAL USB Port 3 Boost Register<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 2:0   | HS_BOOST | R/W | HS Output Current.  |
|   |          |     | 000b = Nominal 17.78 mA   |
|   |          |     | 001b = Decrease by 5%   |
|   |          |     | 010b = Increase by 10%  |
|   |          |     | 011b = Increase by 5%   |
|   |          |     | 100b = Increase by 20%  |
|   |          |     | 101 = Increase by 15%   |
|   |          |     | 110b = Increase by 30%  |
|   |          |     | 111b = Increase by 25%  |
|   |          |     | When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register if High-Speed disconnect issues are encountered. |

**TABLE 144: USB PORT 3 VARISENSE REGISTER** 

| HS_P3_VSENSE<br>OFFSET: 6CCCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 3 Varisense Register<br>Base Address: BF80_0000h   |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning   |
|  |                        |     | 00b = Nominal (575 mV) threshold<br>01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)<br>11b = 700 mV threshold (+22%)   |
| 5:3  | Reserved               | R   | Reserved. Do not modify.   |
| 2:0  | SQ_TUNE[2:0]           | R/W | Squelch Tune   |
|  |                        |     | 000b = Nominal 100 mV Trip Point<br>001b = Decrease by 12.5 mV<br>010b = Decrease by 25 mV<br>011b = Decrease by 37.5 mV<br>100b = Decrease by 50 mV<br>101b = Decrease by 62.5 mV<br>110b = Increase by 25 mV<br>111b = Increase by 12.5 mV |

TABLE 145: USB3 PORT 3 LTSSM STATE

| SS_P3_LTSSM_STATE OFFSET: 6DC0h RESET = 00h |             |     | USB3 PHYSICAL Port 3 LTSSM State<br>Base Address: BF80_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:4   | LTSSM_STATE | R   | PHYSICAL Port 3 LTSSM state  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) 1010b = Compliance (no sub-states) 1011b = Loopback (no sub-states) |
| 3   | Reserved    | R   | Always reads '0.'   |

TABLE 145: USB3 PORT 3 LTSSM STATE (CONTINUED)

| SS_P3_LTSSM_STATE OFFSET: 6DC0h RESET = 00h |                 |   | USB3 PHYSICAL Port 3 LTSSM State<br>Base Address: BF80_0000h                             |
|---|-----------------|---|--|
| Bit   | Name R/W        |   | Description  |
| 2:0   | LTSSM_SUB_STATE | R | PHYSICAL Port 3 LTSSM sub-state. Undefined values are invalid.  SIS.Disabled sub-states: |
|   |                 |   | 000b = SSD.Power3  |
|   |                 |   | 001b = SSD.Power3A<br>010b = SSD.Main  |
|   |                 |   | Rx.Detect sub-states:<br>000b = Rx.Detect.Init   |
|   |                 |   | 001b = Rx.Detect.Power2  |
|   |                 |   | 010b = Rx.Detect.Reset<br>011b = Rx.Detect.Reset T                                       |
|   |                 |   | 100b = Rx.Detect.Active0   |
|   |                 |   | 101b = Rx.Detect.Active1   |
|   |                 |   | 110b = Rx.Detect.Quiet   |
|   |                 |   | SS.Inactive sub-states:  |
|   |                 |   | 000b = SS.Inactive.Reset   |
|   |                 |   | 001b = SS.Inactive.Power2<br>010b = SS.Inactive.Quite0                                   |
|   |                 |   | 011b = SS.Inactive.Quiet1  |
|   |                 |   | 100b = SS.Inactive.Disconnect.Detect0  |
|   |                 |   | 100b = SS.Inactive.Disconnect.Detect1  |
|   |                 |   | Polling sub-states:  |
|   |                 |   | 000b = Polling.Reset   |
|   |                 |   | 001b = Polling.Power0<br>010b = Polling.LFPS   |
|   |                 |   | 011b = Polling.RxEQ  |
|   |                 |   | 100b = Polling.Active  |
|   |                 |   | 101b = Polling.Configuration   |
|   |                 |   | 110b = Polling.Idle  |
|   |                 |   | Recovery sub-states:   |
|   |                 |   | 000b = Recovery.Reset  |
|   |                 |   | 001b = Recovery.Power0<br>010b = Recovery.Active   |
|   |                 |   | 011b = Recovery.Cofiguration   |
|   |                 |   | 100b = Recovery.Idle   |
|   |                 |   | HotReset sub-states:   |
|   |                 |   | 000b = HotReset.Reset<br>001b = HotReset.Go  |
|   |                 |   | 010b = HotReset.Active1  |
|   |                 |   | 011b = HotReset.Active2  |
|   |                 |   | 100b = HotReset.Exit   |

# TABLE 146: USB3 PORT 3 TX\_MARGIN

| SS_P3_TEST_PIPE_CTL_0 OFFSET: 6DD0h RESET = 00h |          |     | USB3 PHYSICAL Port 3 TX Margin<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7   | Reserved | R   | Always read '0.' Do not modify.   |
| 6:4   | Length   | R/W | PHYSICAL Port 3 transmitter biasing and amplitude adjust  000 = 0% change (default)  001 = +11%  010 = +21%  011 = +33%  100 = -67%  101 = -64%  110 = -61%  111 = -57% |
| 3:0   | Reserved | R   | Always read '0.' Do not modify.   |

# TABLE 147: USB3 PORT 4 TX PRE-DRIVER

| SS_P4_AFE_TEST_IN4<br>OFFSET: 7086h<br>RESET = 00h |          |     | USB3 PHYSICAL Port 4 TX Pre-Driver<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name     | R/W | Description  |
| 7:3  | Reserved | R   | Reserved. Do not modify.   |
| 2:1  | Length   | R/W | PHYSICAL Port 4 Transmitter Pre-Driver current adjust  00 = 100 μA (default biasing)  01 = 125 μA  10 = 87.5 μA  11 = 112.5 μA |
| 0  | Reserved | R   | Reserved. Do not modify.   |

**TABLE 148: USB PORT 4 BOOST REGISTER** 

| HS_P4_BOOST<br>OFFSET: 70CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 4 Boost Register<br>Base Address: BF80_0000h   |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:3   | Reserved | R   | Reserved. Do not modify.   |
| 2:0   | HS_BOOST | R/W | HS Output Current  |
|   |          |     | 000b = Nominal 17.78 mA 001b = Decrease by 5% 010b = Increase by 10% 011b = Increase by 5% 100b = Increase by 20% 101b = Increase by 15% 110b = Increase by 15% 110b = Increase by 30% 111b = Increase by 25%  When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register if High-Speed disconnect issues are encountered. |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

**TABLE 149: USB PORT 4 VARISENSE REGISTER** 

| HS_P4_VSENSE<br>OFFSET: 70CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 4 Varisense Register<br>Base Address: BF80_0000h   |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning   |
|  |                        |     | 00b = Nominal (575 mV) threshold<br>01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)<br>11b = 700 mV threshold (+22%) |
| 5:3  | Reserved               | R   | Reserved. Do not modify.   |
| 2:0  | SQ_TUNE[2:0]           | R/W | Squelch Tune  000 = Nominal 100-mV Trip Point 001 = Decrease by 12.5 mV 010 = Decrease by 25 mV 011 = Decrease by 37.5 mV            |
|  |                        |     | 100 = Decrease by 50 mV<br>101 = Decrease by 62.5 mV<br>110 = Increase by 25 mV<br>111 = Increase by 12.5 mV                         |

TABLE 150: USB3 PORT 4 LTSSM STATE

| SS_P4_LTSSM_STATE OFFSET: 71C0h RESET = 00h |             |     | USB3 PHYSICAL Port 4 LTSSM State<br>Base Address: BF80_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:4   | LTSSM_STATE | R   | PHYSICAL Port 4 LTSSM state.  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) 1010b = Compliance (no sub-states) |
| 3   | Reserved    | R   | 1011b = Loopback (no sub-states)  |
| 3   | Reserved    | ĸ   | Always reads '0.'   |

TABLE 150: USB3 PORT 4 LTSSM STATE (CONTINUED)

| SS_P4_LTSSM_STATE OFFSET: 71C0h RESET = 00h |                 |     | USB3 PHYSICAL Port 4 LTSSM State<br>Base Address: BF80_0000h   |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 2:0   | LTSSM_SUB_STATE | R   | PHYSICAL Port 4 LTSSM sub-state. Undefined values are invalid.  SIS.Disabled sub-states:  000b = SSD.Power3  |
|   |                 |     | 001b = SSD.Power3A<br>010b = SSD.Main<br>Rx.Detect sub-states:   |
|   |                 |     | 000b = Rx.Detect.Init<br>001b = Rx.Detect.Power2<br>010b = Rx.Detect.Reset   |
|   |                 |     | 011b = Rx.Detect.Reset_T<br>100b = Rx.Detect.Active0<br>101b = Rx.Detect.Active1<br>110b = Rx.Detect.Quiet   |
|   |                 |     | SS.Inactive sub-states:  000b = SS.Inactive.Reset  001b = SS.Inactive.Power2  010b = SS.Inactive.Quite0  011b = SS.Inactive.Quiet1  100b = SS.Inactive.Disconnect.Detect0  100b = SS.Inactive.Disconnect.Detect1 |
|   |                 |     | Polling sub-states:  000b = Polling.Reset  001b = Polling.Power0  010b = Polling.LFPS  011b = Polling.RxEQ  100b = Polling.Active  101b = Polling.Configuration  110b = Polling.Idle                             |
|   |                 |     | Recovery sub-states:  000b = Recovery.Reset  001b = Recovery.Power0  010b = Recovery.Active  011b = Recovery.Cofiguration  100b = Recovery.Idle  |
|   |                 |     | HotReset sub-states:  000b = HotReset.Reset  001b = HotReset.Go  010b = HotReset.Active1  011b = HotReset.Active2  100b = HotReset.Exit  |

# TABLE 151: USB3 PORT 4 TX\_MARGIN

| SS_P4_TEST_PIPE_CTL_0 OFFSET: 71D0h RESET = 00h |          |     | USB3 PHYSICAL Port 4 TX Margin<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7   | Reserved | R   | Always read '0.' Do not modify.   |
| 6:4   | Length   | R/W | PHYSICAL Port 4 transmitter biasing and amplitude adjust  000 = 0% change (default)  001 = +11%  010 = +21%  011 = +33%  100 = -67%  101 = -64%  110 = -61%  111 = -57% |
| 3:0   | Reserved | R   | Always reads '0.' Do not modify.  |

# TABLE 152: USB3 PORT 5 TX PRE-DRIVER

| SS_P5_AFE_TEST_IN4<br>OFFSET: 7486h<br>RESET = 00h |          |     | USB3 PHYSICAL Port 5 TX Pre-Driver<br>Base Address: BF80_0000h   |
|--|----------|-----|--|
| Bit  | Name R/W |     | Description  |
| 7:3  | Reserved | R   | Reserved. Do not modify.   |
| 2:1  | Length   | R/W | PHYSICAL Port 5 Transmitter Pre-Driver current adjust $00 = 100 \ \mu\text{A (default biasing)}$ $01 = 125 \ \mu\text{A}$ $10 = 87.5 \ \mu\text{A}$ $11 = 112.5 \ \mu\text{A}$ |
| 0  | Reserved | R   | Reserved. Do not modify.   |

TABLE 153: USB PORT 5 BOOST REGISTER

| HS_P5_BOOST<br>OFFSET: 74CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 5 Boost Register<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7:3   | Reserved | R   | Reserved. Do not modify.  |
| 2:0   | HS_BOOST | R/W | HS Output Current   |
|   |          |     | 000b = Nominal 17.78 mA 001b = Decrease by 5% 010b = Increase by 10% 011b = Increase by 5% 100b = Increase by 20% 101b = Increase by 15% 110b = Increase by 30% 111b = Increase by 25%  When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register if High-Speed disconnect issues are encountered. |

**TABLE 154: USB PORT 5 VARISENSE REGISTER** 

| HS_P5_VSENSE<br>OFFSET: 74CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 5 Varisense Register<br>Base Address: BF80_0000h |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning                                     |
|  |                        |     | 00b = Nominal (575 mV) threshold                                   |
|  |                        |     | 01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)    |
|  |                        |     | 11b = 700 mV threshold (+22%)                                      |
| 5:3  | Reserved               | R   | Reserved. Do not modify.   |

### TABLE 154: USB PORT 5 VARISENSE REGISTER (CONTINUED)

| HS_P5_VSENSE<br>OFFSET: 74CCh<br>RESET = 00h |              |     | PHYSICAL USB Port 5 Varisense Register<br>Base Address: BF80_0000h  |
|--|--------------|-----|---|
| Bit  | Name         | R/W | Description   |
| 2:0  | SQ_TUNE[2:0] | R/W | Squelch Tune  000b = Nominal 100 mV Trip Point 001b = Decrease by 12.5 mV 010b = Decrease by 25 mV 011b = Decrease by 37.5 mV 100b = Decrease by 50 mV 101b = Decrease by 62.5 mV 110b = Increase by 25 mV 111b = Increase by 12.5 mV |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

### TABLE 155: USB3 PORT 5 LTSSM STATE

| SS_P5_LTSSM_STATE OFFSET: 75C0h RESET = 00h |             |     | USB3 PHYSICAL Port 5 LTSSM State<br>Base Address: BF80_0000h  |  |
|---|-------------|-----|---|--|
| Bit   | Name        | R/W | Description   |  |
| 7:4   | LTSSM_STATE | R   | PHYSICAL Port 5 LTSSM state.  0000b = U0 (no sub-states) 0001b = U1 (no sub-states) 0010b = U2 (no sub-states) 0011b = U3 (no sub-states) 0100b = SIS.Disabled (see sub-state below) 0101b = Rx.Detect (see sub-state below) 0110b = SS.Inactive (see sub-state below) 0111b = Polling (see sub-state below) 1000b = Recovery (see sub-state below) 1001b = HotReset (see sub-state below) 1010b = Compliance (no sub-states) |  |
| 3   | Reserved    | R   | 1011b = Loopback (no sub-states)  Always reads '0.'   |  |

TABLE 155: USB3 PORT 5 LTSSM STATE (CONTINUED)

| SS_P5_LTSSM_STATE OFFSET: 75C0h RESET = 00h |                 |     | USB3 PHYSICAL Port 5 LTSSM State<br>Base Address: BF80_0000h  |
|---|-----------------|-----|---|
| Bit   | Name            | R/W | Description   |
| 2:0   | LTSSM_SUB_STATE | R   | PHYSICAL Port 5 LTSSM sub-state. Undefined values are invalid.  SIS.Disabled sub-states:  000b = SSD.Power3  001b = SSD.Power3A  010b = SSD.Main  |
|   |                 |     | Rx.Detect sub-states:  000b = Rx.Detect.Init  001b = Rx.Detect.Power2  010b = Rx.Detect.Reset  011b = Rx.Detect.Reset_T  100b = Rx.Detect.Active0  101b = Rx.Detect.Active1   |
|   |                 |     | 110b = Rx.Detect.Quiet  SS.Inactive sub-states:  000b = SS.Inactive.Reset  001b = SS.Inactive.Power2  010b = SS.Inactive.Quite0  011b = SS.Inactive.Quiet1  100b = SS.Inactive.Disconnect.Detect0  100b = SS.Inactive.Disconnect.Detect1  Polling sub-states:  000b = Polling.Reset  001b = Polling.Power0  010b = Polling.LFPS |
|   |                 |     | 011b = Polling.RxEQ 100b = Polling.Active 101b = Polling.Configuration 110b = Polling.Idle  Recovery sub-states: 000b = Recovery.Reset 001b = Recovery.Power0 010b = Recovery.Active 011b = Recovery.Cofiguration 100b = Recovery.Idle  HotReset sub-states: 000b = HotReset.Reset 001b = HotReset.Go 010b = HotReset.Active1   |

#### TABLE 156: USB3 PORT 5 TX\_MARGIN

| SS_P5_TEST_PIPE_CTL_0 OFFSET: 75D0h RESET = 00h |          |     | USB3 PHYSICAL Port 5 TX Margin<br>Base Address: BF80_0000h  |
|---|----------|-----|---|
| Bit   | Name     | R/W | Description   |
| 7   | Reserved | R   | Always read '0.' Do not modify.   |
| 6:4   | Length   | R/W | PHYSICAL Port 5 transmitter biasing and amplitude adjust  000 = 0% change (default)  001 = +11%  010 = +21%  011 = +33%  100 = -67%  101 = -64%  110 = -61%  111 = -57% |
| 3:0   | Reserved | R   | Always read '0.' Do not modify.   |

#### TABLE 157: USB PORT 6 BOOST REGISTER

| HS_P6_BOOST<br>OFFSET: 78CAh<br>RESET = 00h |          |     | PHYSICAL USB Port 6 Boost Register<br>Base Address: BF80_0000h   |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:3   | Reserved | R   | Reserved. Do not modify.   |
| 2:0   | HS_BOOST | R/W | HS Output Current  |
|   |          |     | 000b = Nominal 17.78 mA 001b = Decrease by 5% 010b = Increase by 10% 011b = Increase by 5% 100b = Increase by 20% 101b = Increase by 15% 110b = Increase by 30% 111b = Increase by 30% When adjusting this register, it might be necessary to also adjust the USB2_HS_DISC_TUNE[1:0] register if High-Speed disconnect issues are encountered. |

Note 1: Certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSICAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. See Section 8.0, Physical and Logical Port Mapping for details on the LOGICAL vs. PHYSICAL mapping for each device in this family.

**TABLE 158: USB PORT 6 VARISENSE REGISTER** 

| HS_P6_VSENSE<br>OFFSET: 78CCh<br>RESET = 00h |                        |     | PHYSICAL USB Port 6 Varisense Register<br>Base Address: BF80_0000h  |
|--|------------------------|-----|---|
| Bit  | Name                   | R/W | Description   |
| 7:6  | USB2_HS_DISC_TUNE[1:0] | R/W | HS Disconnect Threshold Tuning  |
|  |                        |     | 00b = Nominal (575 mV) threshold<br>01b = 625 mV threshold (+8.6%)<br>10b = 675 mV threshold (+17%)<br>11b = 700 mV threshold (+22%)  |
| 5:3  | Reserved               | R   | Reserved. Do not modify.  |
| 2:0  | SQ_TUNE[2:0]           | R/W | Squelch Tune  000b = Nominal 100 mV Trip Point 001b = Decrease by 12.5 mV 010b = Decrease by 25 mV 011b = Decrease by 37.5 mV 100b = Decrease by 50 mV 101b = Decrease by 62.5 mV 110b = Increase by 25 mV 111b = Increase by 12.5 mV |

TABLE 159: USB2 SYSTEM CONFIGURATION REGISTER

| USB2_SYS_CONFIG<br>OFFSET: 0808-080Bh<br>RESET = 0000h |              |     | USB2 System Configuration Register<br>Base Address: BF80_0000h  |
|--|--------------|-----|---|
| BIT  | Name         | R/W | Description   |
| 31:11  | Masked       | R   | For internal use only. Do not modify the value.   |
| 10:8   | MHC_PORT_SEL | R/W | This register is for connecting the Multi-Host Endpoint Reflector.  0001 = Port 1 0010 = Port 2 0011 = Port 3 0100 = Port 4 0101 = Port 5 All others = <i>Invalid</i> |
| 7:3  | Masked       | R   | For internal use only. Do not modify the value.   |

### TABLE 159: USB2 SYSTEM CONFIGURATION REGISTER (CONTINUED)

| USB2_SYS_CONFIG<br>OFFSET: 0808-080Bh<br>RESET = 0000h |               |     | USB2 System Configuration Register<br>Base Address: BF80_0000h  |
|--|---------------|-----|---|
| BIT  | Name          | R/W | Description   |
| 2:0  | USB2_HUB_FLEX | R/W | This register is for initiating USB2 hub FlexConnect on revision B silicon only.  0001 = Port 1 0010 = Port 2 0011 = Port 3 0100 = Port 4 0101 = Port 5 0110 = Port 6 All others = <i>Invalid</i> |

#### TABLE 160: USB3 SYSTEM CONFIGURATION REGISTER

| USB3_SYS_CONFIG<br>OFFSET: 0828-082Bh<br>RESET = 0000h |               |     | USB3 System Configuration Register<br>Base Address: BF80_0000h  |
|--|---------------|-----|---|
| BIT  | Name          | R/W | Description   |
| 31:3   | Masked        | R   | For internal use only. Do not modify the value.   |
| 2:0  | USB3_HUB_FLEX | R/W | This register is for initiating USB3 hub FlexConnect on revision B silicon only.  0001 = Port 1 0010 = Port 2 0011 = Port 3 0100 = Port 4 0101 = Port 5 0110 = Port 6 All others = <i>Invalid</i> |

#### TABLE 161: USB3 HUB BCDUSB LSB

| USB3_HUB_BCDUSB_LSB<br>OFFSET: 0042h<br>RESET = 03h |                     |     | USB3 Hub bcdUSB LSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config)  |
|---|---------------------|-----|---|
| Bit   | Name                | R/W | Description   |
| 7:0   | USB3_HUB_BCDUSB_LSB | R/W | Least Significant Byte of the USB3 Hub bcdUSB descriptor. This is a 16-bit value that identifies the USB-IF specification revision that the product adheres to. |

#### TABLE 162: USB3 HUB BCDUSB MSB

| USB3_HUB_BCDUSB_MSB<br>OFFSET: 0043h<br>RESET = 20h |                     |     | USB3 Hub bcdUSB MSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config)   |
|---|---------------------|-----|--|
| Bit   | Name                | R/W | Description  |
| 7:0   | USB3_HUB_BCDUSB_MSB | R/W | Most Significant Byte of the USB3 Hub bcdUSB descriptor. This is a 16-bit value that identifies the USB-IF specification revision that the product adheres to. |

#### TABLE 163: USB3 HUB VENDOR ID LSB

| USB3_HUB_VID_LSB<br>OFFSET: 0048h<br>RESET = 24h |                  |     | USB3 Hub Vendor ID LSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)   |
|--|------------------|-----|---|
| Bit  | Name             | R/W | Description   |
| 7:0  | USB3_HUB_DID_LSB | R/W | Least Significant Byte of the HFC Product ID. This is a 16-bit value that identifies the vendor of the product (as registered with USB-IF). The Microchip Vendor ID is 0424h. |

#### TABLE 164: USB3 HUB VENDOR ID MSB

| USB3_HUB_VID_MSB<br>OFFSET: 0049h<br>RESET = 04h |                  |     | USB3 Hub Vendor ID MSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)   |
|--|------------------|-----|---|
| Bit  | Name             | R/W | Description   |
| 7:0  | USB3_HUB_DID_MSB | R/W | Most Significant Byte of the HFC Product ID. This is a 16-bit value that identifies the vendor of the product (as registers with USB-IF). The Microchip Vendor ID is 0424h. |

#### TABLE 165: USB3 HUB PRODUCT ID LSB

| USB3_HUB_PID_LSB<br>OFFSET: 004Ah<br>RESET = XXh |                  |     | USB3 Hub Product ID LSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)   |
|--|------------------|-----|--|
| Bit  | Name             | R/W | Description  |
| 7:0  | USB3_HUB_PID_LSB | R/W | Least Significant Byte of the USB3 Hub Product ID. This is a 16-bit value that uniquely identifies this USB3 Hub device.  The default value is dependent on the part as shown below: USB7002 = 02h USB7006 = 06h USB7016 = 16h USB7050 = 50h USB7051 = 51h USB7052 = 52h USB7056 = 56h         |
|  |                  |     | Note that if port disable straps are implemented, these values will automatically decrement by the number of ports disabled by strapping. For example, if a design that implements USB7056 with two ports are disabled by strapping, the Product ID (PID) will automatically change to 0x7054. |

#### TABLE 166: USB3 HUB PRODUCT ID MSB

| USB3_HUB_PID_MSB<br>OFFSET: 004Bh<br>RESET = 72h |                  |     | USB3 Hub Product ID MSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)                        |
|--|------------------|-----|---|
| Bit  | Name             | R/W | Description   |
| 7:0  | USB3_HUB_PID_MSB | R/W | Most Significant Byte of the USB3 Hub Product ID. This is a 16-bit value that uniquely identifies this USB3 Hub device. |
|  |                  |     | All devices = 72h   |

## TABLE 167: USB3 HUB DEVICE ID (BCDDEVICE) LSB

| USB3_HUB_PID_LSB<br>OFFSET: 004Ch<br>RESET = XXh |                  |     | USB3 Hub Device ID LSB<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)  |
|--|------------------|-----|--|
| Bit  | Name             | R/W | Description  |
| 7:0  | USB3_HUB_DID_LSB | R/W | Least Significant Byte of the USB3 Hub Device ID. This is a 16-bit value that is used for firmware or device revision tracking purposes.  Note that the default Device ID may change with silicon or firmware revisions. |

### TABLE 168: USB3 HUB DEVICE ID (BCDDEVICE) MSB

|  |                  | •   | ,   |
|--|------------------|-----|---|
| USB3_HUB_PID_MSB<br>OFFSET: 004Dh<br>RESET = XXh |                  |     | USB3 Hub Device ID MSB Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus Config)   |
| Bit  | Name             | R/W | Description   |
| 7:0  | USB3_HUB_DID_MSB | R/W | Most Significant Byte of the USB3 Hub Device ID. This is a 16-bit value that is used for firmware or device revision tracking purposes.  Note that the default Device ID may change with silicon or firmware revisions. |

#### TABLE 169: USB3 HUB MANUFACTURER STRING INDEX REGISTER

| USB3_HUB_MFR_STR_INDEX<br>OFFSET: 004Eh<br>RESET = 03h |                        |     | USB3 Hub Manufacturer String Index Register<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config) |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:0  | USB3_HUB_MFR_STR_INDEX | R/W | Manufacturer String Index  |
|  |                        |     | Set = '00b' if unused  |

#### TABLE 170: USB3 HUB PRODUCT STRING INDEX REGISTER

| USB3_HUB_PRD_STR_INDEX OFFSET: 004Fh RESET = 01h |                        |     | USB3 Hub Product String Index Register<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config) |
|--|------------------------|-----|---|
| Bit  | Name                   | R/W | Description   |
| 7:0  | USB3_HUB_PRD_STR_INDEX | R/W | Product String Index  |
|  |                        |     | Set = '00b' if unused   |

#### TABLE 171: USB3 HUB SERIAL STRING INDEX REGISTER

| USB3_HUB_SER_STR_INDEX<br>OFFSET: 0050h<br>RESET = 02h |                        |     | USB3 Hub Serial String Index Register<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config) |
|--|------------------------|-----|--|
| Bit  | Name                   | R/W | Description  |
| 7:0  | USB3_HUB_SER_STR_INDEX | R/W | Serial String Index  |
|  |                        |     | Set = '00b' if unused  |

#### TABLE 172: USB3 HUB ATTRIBUTES DESCRIPTOR

| USB3_HUB_ATTRIBUTES<br>OFFSET: 005Bh<br>RESET = E0h |               |     | USB3 Hub Attributes Descriptor<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)   |
|---|---------------|-----|---|
| Bit   | Name          | R/W | Description   |
| 7   | Reserved      | R   | Reserved, always set to '1b'  |
| 6   | SELF_POWERED  | R/W | 0b = The hub is not self-powered. (The hub is powered from upstream port VBUS.) 1b = The hub is self-powered. (The hub has its own power source.) |
| 5   | REMOTE_WAKEUP | R/W | 0b = The hub is not remote-wakeup-capable.<br>1b = The hub is remote-wakeup-capable.  |
| 4:0   | Reserved      | R   | Reserved, always set to '0b'.   |

#### TABLE 173: USB3 HUB MAX POWER DESCRIPTOR

| USB3_HUB_MAX_POWER<br>OFFSET: 005Ch<br>RESET = 00h |                    |     | USB3 Hub Max Power Descriptor Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus Config)   |
|--|--------------------|-----|--|
| Bit  | Name               | R/W | Description  |
| 7:0  | USB3_HUB_MAX_POWER | R/W | This is the maximum power consumption of the hub from VBUS when fully operational.  2 mA intervals  The default setting for this value is 0 mA (indicating no power consumption from VBUS), as most USB3 hub applications are not buspowered applications. |

#### TABLE 174: USB3 HUB NUMBER OF PORTS DESCRIPTOR

| USB3_HUB_NBR_PORTS<br>OFFSET: 00A2h<br>RESET = XXh |                    |     | USB3 Hub Number of Ports Descriptor<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config)  |
|--|--------------------|-----|---|
| Bit  | Name               | R/W | Description   |
| 7:0  | USB3_HUB_NBR_PORTS | R/W | The number of downstream ports on the USB3 side of the hub (does not include any USB2-only ports). The default value depends on the hub device.  00h = Invalid 01h = One USB3 downstream port 02h = Two USB3 downstream ports 03h = Three USB3 downstream ports 04h = Four USB3 downstream ports 05h = Five USB3 downstream ports 06h-FFh = Invalid |

#### TABLE 175: USB3 HUB CHARACTERISTICS DESCRIPTOR

| USB3_HUB_CHARACTERISTICS<br>OFFSET: 00A3h<br>RESET = 09h |                    |     | USB3 Hub Characteristics Descriptor<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config)  |
|--|--------------------|-----|---|
| Bit  | Name               | R/W | Description   |
| 7:5  | Reserved           | R   | Reserved  |
| 4:3  | OVER_CURRENT_MODE  | R/W | 00 = Global overcurrent protection. The hub reports overcurrent as a summation of all ports' current draw, without a breakdown of individual port overcurrent status. |
|  |                    |     | 01b = Individual port overcurrent protection. The hub reports overcurrent on a per-port basis. Each port has an overcurrent status.                                   |
|  |                    |     | 1Xb = No overcurrent protection. This option is allowed only for buspowered hubs that do not implement overcurrent protection.  |
| 2  | COMPOUND_DEVICE    | R/W | 0b = The hub is not part of a compound device.  |
|  |                    |     | 1b = The hub is part of a compound device. A USB3 device is permanently attached to one or more of the USB3 ports.  |
| 1:0  | LOGICAL_POWER_MODE | R/W | 00 = Ganged power switching. All ports power at once from a single control signal.  |
|  |                    |     | 01b = Individual port power switching. Each port has an individual power switch with individual control signal.   |
|  |                    |     | 1Xb = Reserved  |

#### TABLE 176: USB3 HUB POWER TO POWER GOOD DESCRIPTOR

| USB3_HUB_PWR2PWRGOOD<br>OFFSET: 00A5h<br>RESET = 64h |                      |     | USB3 Hub Power to Power Good Descriptor<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h<br>(SMBus Config)  |
|--|----------------------|-----|---|
| Bit  | Name                 | R/W | Description   |
| 7:0  | USB3_HUB_PWR2PWRGOOD | R/W | Time in 2 ms intervals from the time the power-on sequence begins on a port until the power is good on that port. The USB system software uses this value to determine how long to wait before accessing a powered-on port. This value should be set to zero if power-switching is not supported in the system design.  Note that a 'zero' setting should never be used on a design that includes Type-C ports. |

#### TABLE 177: USB3 HUB CHARACTERISTICS DESCRIPTOR

| IADLL  | ABLE 177. USBS HUB CHARACTERISTICS DESCRIPTOR |     |  |  |  |  |  |
|--|---|-----|--|--|--|--|--|
| USB3_HUB_NON_REM<br>OFFSET: 00AAh<br>RESET = 00h |   |     | USB3 Hub Non Removable Ports Descriptor Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus Config)   |  |  |  |  |
| Bit  | Name  | R/W | Description  |  |  |  |  |
| 7:0  | USB3_HUB_NON_REM                              | R/W | A descriptor that communicates the non-removable settings for the LOGICAL port numbering.  |  |  |  |  |
|  |   |     | 0b = The device is removable   |  |  |  |  |
|  |   |     | 1b = The device is removable.  |  |  |  |  |
|  |   |     | The The device is non-removable.   |  |  |  |  |
|  |   |     | Bit 0 = Reserved   |  |  |  |  |
|  |   |     | Bit 1 = LOGICAL Port 1   |  |  |  |  |
|  |   |     |  |  |  |  |  |
|  |   |     | Bit 2 = LOGICAL Port 2   |  |  |  |  |
|  |   |     | Bit 3 = LOGICAL Port 3   |  |  |  |  |
|  |   |     | Bit 4 = LOGICAL Port 4   |  |  |  |  |
|  |   |     | Bit 5 = LOGICAL Port 5   |  |  |  |  |
|  |   |     | Bit 6 = Reserved   |  |  |  |  |
|  |   |     | Bit 7 = Reserved   |  |  |  |  |
|  |   |     | Note that certain port settings are made with respect to LOGICAL port numbering, and other port settings are made with respect to PHYSI-CAL port numbering. LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any port number remapping or port disabling. PHYSICAL port number is the port number with respect to the physical PHY on the chip. PHYSICAL port numbering is fixed, and its settings are not impacted by LOGICAL port renumbering or remapping. |  |  |  |  |

## TABLE 178: USB3 HUB LANG\_ID[15:0] LANGUAGE IDENTIFIER

| OFFSE | HUB_LANG_ID<br>T: 00AEh<br>= 0409h |     | USB3 Hub USB-IF Language Identifier Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus Config) |
|-------|------------------------------------|-----|--|
| Bit   | Name                               | R/W | Description  |
| 15:0  | USB3_HUB_LANG_ID                   | R/W | USB-IF Language Identifier. Default is English (United States).  |

**Note 1:** 28FAh-[7:0], 28FBh-[15:8]

#### TABLE 179: USB3 HUB STRING DESCRIPTOR CONTAINER

| USB3_HUB_STR_CONTAINER<br>OFFSET: 00B0h |                  |     | USB3 Hub String Container<br>Base Address: BFCF_8000h (OTP Config) or BF80_9000h (SMBus<br>Config)  |
|---|------------------|-----|---|
| Byte                                    | Name             | R/W | Description   |
| 95:0                                    | USB3_HUB_STRINGS | R/W | Container for all HFC Strings. This must follow the formatting as described in the USB2.0 specification for string descriptors. All Hub Feature Controller Product, Manufacturer, and Serial string are contained within this register array. |

**Note 1:** 80E0h-[7:0], 80E1h-[15:8], 80E2h-[23:16], 80E3h-[31:24], 80E4h-[39:32],... 819Fh-[95:88]

#### TABLE 180: HFC VENDOR ID LSB

| HFC_VID_LSB<br>OFFSET: 2864h<br>RESET = 24h |             |     | HFC Vendor ID LSB<br>Base Address: BFD2_0000h   |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:0   | HFC_VID_LSB |     | The Least Significant Bit of the HFC Product ID. This is a 16-bit value that identifies the vendor of the product (as registers with USB-IF). |

#### TABLE 181: HFC VENDOR ID MSB

| HFC_VID_MSB<br>OFFSET: 2865h<br>RESET = 04h |             |     | HFC Vendor ID MSB<br>Base Address: BFD2_0000h  |
|---|-------------|-----|--|
| Bit   | Name        | R/W | Description  |
| 7:0   | HFC_VID_MSB | R/W | The Most Significant Bit of the HFC Product ID. This is a 16-bit value that identifies the vendor of the product (as registers with USB-IF). |

### TABLE 182: HFC PRODUCT ID LSB

| HFC_PID_LSB<br>OFFSET: 2866h<br>RESET = 4Xh |             |     |   | Product ID LSB<br>Iress: BFD2_0000h   |
|---|-------------|-----|---|---|
| Bit   | Name        | R/W |   | Description   |
| 7:0   | HFC_PID_LSB | R/W | , | C Product ID. This is a 16-bit value that ce. The default value depends on the feachown below:  = 42h = 43h = 44h = 46h = 47h = 40h = 4Ah = 4Bh = 4Ch = 4Fh |

### TABLE 183: HFC PRODUCT ID MSB

| HFC_PID_MSB<br>OFFSET: 2866h<br>RESET = 70h |             |     | HFC Product ID MSB<br>Base Address: BFD2_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:0   | HFC_PID_MSB | R/W | Most Significant Byte of the HFC Product ID. This is a 16-bit value that uniquely identifies this HFC device. |

#### TABLE 184: HFC DEVICE ID (BCDDEVICE) LSB

| HFC_PID_LSB<br>OFFSET: 2868h<br>RESET = XXh |             |     | Hub Feature Controller Device ID LSB<br>Base Address: BFD2_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:0   | HFC_DID_LSB | R/W | Least Significant Byte of the HFC Device ID. This is a 16-bit value that is used for firmware or device revision tracking purposes. |

Note 1: The default Device ID may change with silicon or firmware revisions.

### TABLE 185: HFC DEVICE ID (BCDDEVICE) MSB

| HFC_PID_MSB<br>OFFSET: 2869h<br>RESET = XXh |             |     | Hub Feature Controller Device ID MSB<br>Base Address: BFD2_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:0   | HFC_DID_MSB | R/W | Most Significant Byte of the HFC Product ID. This is a 16-bit value that is used for firmware or device revision tracking purposes. |

**Note 1:** The default Device ID may change with silicon or firmware revisions.

#### TABLE 186: USB2.0 HFC MANUFACTURER STRING INDEX REGISTER

| HFC_MFR_STR_INDEX<br>OFFSET: 286Ah<br>RESET = 03h |               |     | Hub Feature Controller Manufacturer String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|---|
| Bit   | Name          | R/W | Description   |
| 7:0   | MFR_STR_INDEX | R/W | Manufacturer String Index   |
|   |               |     | Set = '00b' if unused   |

#### TABLE 187: USB2.0 HFC PRODUCT STRING INDEX REGISTER

| HFC_PRD_STR_INDEX OFFSET: 286Bh RESET = 01h |               |     | Hub Feature Controller Product String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|--|
| Bit   | Name          | R/W | Description  |
| 7:0   | PRD_STR_INDEX | R/W | Product String Index Set = '00b' if unused                                       |

#### TABLE 188: USB2.0 HFC SERIAL STRING INDEX REGISTER

| HFC_SER_STR_INDEX OFFSET: 286Ch RESET = 02h |               |     | Hub Feature Controller Serial String Index Register<br>Base Address: BF80_0000h |
|---|---------------|-----|---|
| Bit   | Name          | R/W | Description   |
| 7:0   | SER_STR_INDEX | R/W | Serial String Index   |
|   |               |     | Set = '00b' if unused   |

### TABLE 189: HFC LANG\_ID[15:0] LANGUAGE IDENTIFIER

| OFFSE | HFC_LANG_ID<br>OFFSET: 28FAh<br>RESET = 0409h |     | HFC USB-IF Language Identifier<br>Base Address: BFD2_0000h      |
|-------|---|-----|---|
| Bit   | Name  | R/W | Description   |
| 15:0  | LANG_ID                                       | R/W | USB-IF Language Identifier. Default is English (United States). |

**Note 1:** 28FAh-[7:0], 28FBh-[15:8]

#### TABLE 190: HFC PRODUCT STRING DESCRIPTOR CONTAINER

| HFC_STR_CONTAINER<br>OFFSET: 28FCh |        |     | USB2.0 HFC Product String Descriptor Container Base Address: BFD2_0000h  |
|------------------------------------|--------|-----|--|
| Byte                               | Name   | R/W | Description  |
| 95:0                               | Length |     | Container for All HFC Strings. This must follow the formatting as described in the <i>USB2.0 Specification</i> for string descriptors. All Hub Feature Controller product, manufacturer, and serial string are contained within this register array. |

Note 1: 28FCh-[7:0], 28FDh-[15:8], 28FEh-[23:16], 28FFh-[31:24], 2900h-[39:32],... 295Bh-[95:88]

#### TABLE 191: LANG\_ID[15:0] LANGUAGE IDENTIFIER

| LANG_ID<br>OFFSET: 3202h<br>RESET = 0409h |         |     | USB-IF Language Identifier<br>Base Address: BFD2_0000h          |
|---|---------|-----|---|
| Bit                                       | Name    | R/W | Description   |
| 15:0                                      | LANG_ID | R/W | USB-IF Language Identifier. Default is English (United States). |

**Note 1:** 3202h-[7:0], 3203h-[15:8]

### TABLE 192: MANUFACTURER STRING DESCRIPTOR

| MFG_STR<br>OFFSET: 3204h<br>RESET = 1Eh |                 |     | Manufacturer String<br>Base Address: BFD2_0000h   |
|---|-----------------|-----|---|
| Byte                                    | Name            | R/W | Description   |
| 0                                       | Length          | R/W | Descriptor size which is the Manufacturer String Size + 2. If this field is changed, the Manufacturer String Length register must also be updated with the same value.                        |
| 1                                       | Descriptor Type | R/W | 03h   |
| 2                                       | String          | R/W | Manufacturer string. This is the actual string in UNICODE UTF-16LE characters. Each character is stored with the LSB at the lower address, and the MSB at the next contiguous higher address. |

#### **TABLE 193: PRODUCT STRING DESCRIPTOR**

| PROD_STR<br>OFFSET: 3244h<br>RESET = 10h |                 |     | Product String<br>Base Address: BFD2_0000h   |
|--|-----------------|-----|--|
| Byte                                     | Name            | R/W | Description  |
| 0  | Length          | R/W | Descriptor size which is the Product String Size + 2. If this field is changed, the Product String Length register must also be updated with the same value.                             |
| 1  | Descriptor Type | R/W | 03h  |
| 2  | String          | R/W | Product string. This is the actual string in UNICODE UTF-16LE characters. Each character is stored with the LSB at the lower address, and the MSB at the next contiguous higher address. |

#### **TABLE 194: RUNTIME FLAGS MEMORY**

| OFFSE | ME_FLAGS<br>T: 3400h<br>= 0X00422228 | Runtime Flags<br>Base Address: BFD2_0000h |  |
|-------|--------------------------------------|---|--|
| Bit   | Name                                 | R/W                                       | Description  |
| 31:28 | RESERVED                             | R   | Reserved. Do not modify.   |
| 27    | GEN_EXCEPTION_RESET                  | R/W                                       | 1 = If an exception occurs, reset the hub. 0 = If an exception occurs, code execution gets stuck in an infinite loop.  |
| 26    | RESERVED                             | R   | Reserved. Do not modify.   |
| 25    | SS_MUX_FLIPPED                       | R/W                                       | 1 = Enable SS MUX flipped<br>0 = Disable SS MUX flipped<br>ROM default value is 0.   |
| 24    | RESERVED                             | R   | Reserved. Do not modify.   |
| 23    | DISABLE_CDP_MULTIPLE_HANDSHAKE       | R/W                                       | 1 = Except the primary handshake in CDP mode, subsequent handshake by the downstream device while in CDP mode will be ignored by the firmware.  0 = Multiple handshakes by the downstream device while in CDP mode will be acknowledged by the firmware until a time period of BC_CDP_MULTIPLE_HANDSHAKE_TIMEOUT expires after the first handshake in CDP mode.            |
| 22    | ENABLE_QUADSPI                       | R/W                                       | 0 = Quad SPI support is disabled in the firmware. 1 = Quad SPI support is enabled in the firmware.   |
| 21    | DISABLE_I2CM_PULLUP_CHECK            | R/W                                       | 0 = Presence of I <sup>2</sup> C pull-up resistors will be checked prior to I <sup>2</sup> C bridging and in any other operation involving the hub as I <sup>2</sup> C controller.  1 = Presence of I <sup>2</sup> C pull-up resistors will not be checked prior to I <sup>2</sup> C bridging and in any other operation involving the hub as I <sup>2</sup> C controller. |
| 20    | DISABLE_USB3HUB                      | R/W                                       | Flag to disable USB3 hub 0 = USB3 hub is enabled. 1 = USB3 hub is disabled. Default ROM value is 0.  |

TABLE 194: RUNTIME FLAGS MEMORY (CONTINUED)

| OFFSE | ME_FLAGS<br>T: 3400h<br>= 0X00422228 | Runtime Flags<br>Base Address: BFD2_0000h |   |
|-------|--------------------------------------|---|---|
| Bit   | Name                                 | R/W                                       | Description   |
| 19    | ENABLE_POWERSAVE                     | R/W                                       | 1 = The clock control bits mentioned below will be turned off by the firmware, when not required. 0 = The clock control bits mentioned below will not be turned off by the firmware, once turned on.  UDC1_CLK_EN_DUR_SUSPEND   |
| 18:14 | RESERVED                             | R   | UDC2_CLK_EN_DUR_SUSPEND Reserved  |
| 13    | ENABLE_CDP_TO_SDP_RECOVERY           | R/W                                       | Toggle downstream VBUS when a downstream device does not enumerate in CDP mode.     Do not toggle downstream VBUS when a downstream device does not enumerate in CDP mode.  Note that, by default in ROM, the flag is 1 to ensure that downstream device enumeration is prioritized. This bit needs to be cleared to zero |
|       |                                      |   | to run battery charging compliance tests using PET tester.  |
| 12    | OTP_LOCK                             | R/W                                       | When set, this is a soft lock of the OTP.   |
| 11    | DISABLE_CDC_REMOTEWAKEUP_FEATURE     | R/W                                       | <ul> <li>0 = CDC interface, if enabled, reports as remote wakeup-capable.</li> <li>1 = CDC interface is enabled and does not report as remote wakeup-capable.</li> </ul>  |
| 10    | DISABLE_125K_PU                      | R/W                                       | 0 = 125K pull-up resistors are enabled in Chinamode battery charging. 1 = 125K pull-up resistors are disabled in Chinamode battery charging.  |
| 9     | ENABLE_BC_UNIVERSAL                  | R/W                                       | 0 = Disable BC 1.2-compliant changes to Universal BC algorithm 1 = Enable BC 1.2-compliant changes to Universal BC algorithm regardless of BC12_DCP bit in Runtime BC Flags (0x413X)  If this is set to 1, then the HEARTBEAT_UNIT will be 5 ms. If this is set to 0, then the HEARTBEAT_UNIT will be 10 ms.              |
| 8     | RESERVED                             | R   | Reserved. Do not modify.  |
| 7     | ENABLE_SPI_BYTE_FLASH                | R/W                                       | 0 = Generic SPI Flash commands issued for SPI<br>Flash programming<br>1 = Microchip Byte Flash commands issued for<br>SPI Flash programming   |
| 6     | BYPASS_MCU_SUSPEND                   | R/W                                       | 0 = Default UDC suspend handling<br>1 = MCU will not handle UDC suspend and will<br>ignore the same. Note that if there is a suspend<br>hook function present, that will be invoked still.  |

TABLE 194: RUNTIME FLAGS MEMORY (CONTINUED)

| OFFSE | ME_FLAGS<br>T: 3400h<br>= 0X00422228 | Runtime Flags<br>Base Address: BFD2_0000h |  |
|-------|--------------------------------------|---|--|
| Bit   | Name                                 | R/W                                       | Description  |
| 5     | TARGET_OTP                           | R/W                                       | Set target OTP   |
|       |                                      |   | 0 = Any command targeted to OTP (OTP read, OTP programming, and so on) is redirected to the pseudo OTP in SPI Flash physical address 0x40000 to 0x41FFF.  1 = Any command targeted to OTP (OTP read, OTP programming, and so on) is directed tot he OTP. |
| 4     | CFG_FROM_SPI                         | R/W                                       | Load config from SPI   |
|       |                                      |   | 1 = Configuration is loaded from pseudo OTP in SPI. 0 = Configuration will not be loaded from pseudo OTP in SPI.   |
| 3     | CFG_FROM_OTP                         | R/W                                       | Load config from OTP   |
|       |                                      |   | 1 = The firmware will load configuration from OTP. 0 = Configuration will not be loaded from OTP.  |
| 2     | HUB_CFG_CLK                          | R/W                                       | Enable Hubcfg interface power-down   |
|       |                                      |   | 1 = Clock-to-hub configuration registers are turned off after hub-attach to USB. 0 = Clock-to-hub configuration registers are left on.   |
| 1     | UPDRESET_THROUGH_GPIO                | R/W                                       | Reserved. Do not modify.   |
| 0     | DISABLE_BC                           | R/W                                       | Disable battery charging  1 = Battery charging logic is completely disabled.  0 = Battery charging logic is left enabled based on other flags.  ROM default is 0.  |

### **TABLE 195: RUNTIME FLAGS 2 MEMORY**

|       | ME_FLAGS2<br>T: 3408h<br>= 0X00 | Runtime Flags 2<br>Base Address: BFD2_0000h |  |
|-------|---------------------------------|---|--|
| Bit   | Name                            | R/W   | Description  |
| 31:14 | RESERVED                        | R   | Reserved. Do not modify.   |
| 13    | SPIPASSTHRU_RUN_FROM_ROM        | R/W   | Flag to enable SPI pass-through function run-<br>ning from SPI or ROM<br>0 = Running from SPI<br>1 = Running from ROM    |
| 12    | PORTSPLIT_ENABLE_LTSSM_CHECK    | R/W   | Flag to disable LTSSM state machine 1 = LTSSM state check enabled 0 = LTSSM state check disabled ROM default value is 1. |

## TABLE 195: RUNTIME FLAGS 2 MEMORY (CONTINUED)

| OFFSE | ME_FLAGS2<br>T: 3408h<br>= 0X00 | Runtime Flags 2<br>Base Address: BFD2_0000h |  |
|-------|---------------------------------|---|--|
| Bit   | Name                            | R/W   | Description  |
| 11    | I2CM_READ_MODE_INT              | R/W   | Flag to use Polling or Interrupt mode 1 = Interrupt mode 0 = Polling mode ROM default value is 1.  |
| 10    | I2CM_WRITE_MODE_INT             | R/W   | Flag to use Polling or Interrupt mode 1 = Interrupt mode 0 = Polling mode ROM default value is 1.  |
| 9     | RESERVED                        | R   | Reserved. Do not modify.   |
| 8     | DISABLE_UDC0_PORT               | R/W   | Flag to disable UDC0 port 0 = UDC0 port is enabled. 1 = UDC0 port is disabled. ROM default value is 0.   |
| 7     | ENABLE_HIDBRIDGE                | R/W   | Flag to enable HID interface 0 = HID interface is disabled. 1 = HID interface is enabled. ROM default value is 0.  |
| 6:5   | RESERVED                        | R   | Reserved. Do not modify.   |
| 4     | CDC_DISABLE                     | R/W   | Flag to disable CDC interface when CDC configuration is selected through CFG_STRAP.  0 = Not valid  1 = CDC interface is disabled in CDC mode.  ROM default value is 0.  |
| 3     | I2S_DISABLE                     | R/W   | Flag to disable I <sup>2</sup> S interface when I <sup>2</sup> S configuration is selected through CFG_STRAP 0 = Not valid 1 = I <sup>2</sup> S interface is disabled in I <sup>2</sup> S mode ROM default value is 0. |
| 2     | CONFIG_PORT_SPLIT               | R/W   | Flag to enable Port Split 0 = Port Split interface is disabled. 1 = Port Split interface is enabled. ROM default value is 0.   |
| 1     | OTP_BASED_UDC_CONFIG            | R/W   | Flag to disable UDC configuration by ROM 0 = UDC port is configured by ROM. 1 = UDC port is configured by OTP/SMBus. ROM default value is 0.   |
| 0     | OTP_BASED_WINUSB_DISABLE        | R/W   | Flag to disable WinUSB interface at UDC port.  0 = WinUSB interface enabled.  1 = WinUSB interface disabled.  Default ROM value is 0.  |

#### TABLE 196: 12S FEATURE SELECT REGISTER

| I2S_FEAT_SEL<br>OFFSET: 3412h<br>RESET = 03h |              |     | l <sup>2</sup> S Feature Unit Select Register<br>Base Address: BFD2_0000h  |
|--|--------------|-----|--|
| Bit  | Bit Name R/W |     | Description  |
| 7:3  | Reserved     | R   | Reserved   |
| 7:0  | I2S_UNIT_SEL | R/W | Control features of the I <sup>2</sup> S interface if an I <sup>2</sup> S configuration is selected.  00h = I <sup>2</sup> S is disabled.  001h = Audio IN through microphone is enabled.  02h = Audio OUT is enabled.  03h = Both Audio IN are enabled.  All other values are reserved. |

### TABLE 197: 12S HID FEATURE SELECT REGISTER

| I2S_HFEAT_SEL<br>OFFSET: 3413h<br>RESET = 00h |             |     | I <sup>2</sup> S HID Feature Select Register<br>Base Address: BFD2_0000h  |
|---|-------------|-----|---|
| Bit   | Name        | R/W | Description   |
| 7:0   | I2S_HID_SEL | R/W | Control features of the HID Control of the I <sup>2</sup> S interface if an I <sup>2</sup> S configuration is selected.  00h = No I <sup>2</sup> S HID control 01h = Reserved 02h = HID interface controls speaker mute 03h = HID interface controls speaker mute and microphone mute  All other values are reserved. |

#### TABLE 198: SMBUS OTP RESULT

| SMBUS_OTP_RES<br>OFFSET: 3419h<br>RESET = 00h |          |     | SMBUS OTP Result<br>Base Address: BFD2_0000h   |
|---|----------|-----|--|
| Bit   | Name     | R/W | Description  |
| 7:1   | Reserved | R   | Always reads '0.'  |
| 0   | RESULT   | R   | Result of the last OTP command received through SMBus  0 = Command completed successfully 1 = Command failed |

#### **TABLE 199: OTP UDC ENUMERATION**

| OTP_UDC_ENABLE<br>OFFSET: 341Bh<br>RESET = 00h |      |     | OTP UDC Enumeration<br>Base Address: BFD2_0000h  |
|--|------|-----|--|
| Bit  | Name | R/W | Description  |
| 7:0  | MODE | R/W | Controls UDC Enumeration.  00h = No change from default ROM behavior 01h = Enable UDC enumeration 02h = Disable UDC enumeration All other values are reserved. |

### TABLE 200: HUB PID MSB

| HUB_DEF_PIDM<br>OFFSET: 341Eh<br>RESET = 00h |           |     | Primary Hub Default PID MSB<br>Base Address: BFD2_0000h   |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:0  | PRIH_PIDM | R/W | USB Primary Hub Default PID MSB. Reflects the SKU based on the bond and strap options, and could be different from the product PID. |

### TABLE 201: HUB PID LSB

| HUB_DEF_PIDL<br>OFFSET: 341Fh<br>RESET = 00h |           |     | Primary Hub Default PID LSB<br>Base Address: BFD2_0000h   |
|--|-----------|-----|---|
| Bit  | Name      | R/W | Description   |
| 7:0  | PRIH_PIDL | R/W | USB Primary Hub Default PID LSB. Reflects the SKU based on the bond and strap options, and could be different from the product PID. |

**TABLE 202: PORT1 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P1<br>OFFSET: 3433h<br>RESET = 00h |             |     | PHYSICAL Port 1 Battery Charging Configuration<br>Base Address: BFD2_0000h  |
|--|-------------|-----|---|
| Bit  | Name        | R/W | Description   |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through I <sup>2</sup> C, this sets the current limit.  00b = 500 mA 01b = 1000 mA 10b = 1500 mA 11b = 2000 mA   |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable, if bit 4 is set this bit is ignored. This mode is only activated when a USB host is not present. When a host is present the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled  |
| 4  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D– while shorting D+/D– together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled   |
| 3  | Reserved    | R   | Reserved  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  Ob = SE1 mode disabled Ob = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) The set 2A mode enabled (D-: 2.7V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled  |

**TABLE 203: PORT2 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P2<br>OFFSET: 3434h<br>RESET = 00h |             |     | PHYSICAL Port 2 Battery Charging Configuration<br>Base Address: BFD2_0000h   |
|--|-------------|-----|--|
| Bit  | Name        | R/W | Description  |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through I <sup>2</sup> C, this sets the current limit.  00b = 500 mA 01b = 1000 mA 10b = 1500 mA 11b = 2000 mA  |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled   |
| 4:3  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D– while shorting D+/D– together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  Ob = SE1 mode disabled Ob = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) Db = SE1 2A mode enabled (D-: 2.0V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled   |

**TABLE 204: PORT3 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P3<br>OFFSET: 3435h<br>RESET = 00h |             |     | PHYSICAL Port 3 Battery Charging Configuration<br>Base Address: BFD2_0000h   |
|--|-------------|-----|--|
| Bit  | Name        | R/W | Description  |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through I <sup>2</sup> C, this sets the current limit.  00b = 500 mA 01b = 1000 mA 10b = 1500 mA 11b = 2000 mA  |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled   |
| 4:3  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D– while shorting D+/D– together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  00b = SE1 mode disabled 01b = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) 10b = SE1 2A mode enabled (D-: 2.0V, D+: 2.7V) 11b = SE1 2.5A mode enabled (D-: 2.7V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled   |

**TABLE 205: PORT4 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P4<br>OFFSET: 3436h<br>RESET = 00h |             |     | PHYSICAL Port 4 Battery Charging Configuration<br>Base Address: BFD2_0000h   |
|--|-------------|-----|--|
| Bit  | Name        | R/W | Description  |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through I <sup>2</sup> C, this sets the current limit.  00b = 500 mA 01b = 1000 mA 10b = 1500 mA 11b = 2000 mA  |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled   |
| 4:3  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D– while shorting D+/D– together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  00b = SE1 mode disabled 01b = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) 10b = SE1 2A mode enabled (D-: 2.0V, D+: 2.7V) 11b = SE1 2.5A mode enabled (D-: 2.7V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled   |

**TABLE 206: PORT5 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P5<br>OFFSET: 3437h<br>RESET = 00h |             |     | PHYSICAL Port 5 Battery Charging Configuration<br>Base Address: BFD2_0000h   |
|--|-------------|-----|--|
| Bit  | Name        | R/W | Description  |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through $I^2C$ , this sets the current limit.<br>00b = 500  mA<br>01b = 1000  mA<br>10b = 1500  mA<br>11b = 2000  mA  |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled   |
| 4:3  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D– while shorting D+/D– together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  O0b = SE1 mode disabled O1b = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) 10b = SE1 2A mode enabled (D-: 2.7V, D+: 2.7V) 11b = SE1 2.5A mode enabled (D-: 2.7V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled   |

**TABLE 207: PORT6 BATTERY CHARGING CONFIGURATION** 

| BC_CONFIG_P6<br>OFFSET: 3438h<br>RESET = 00h |             |     | PHYSICAL Port 6 Battery Charging Configuration<br>Base Address: BFD2_0000h   |
|--|-------------|-----|--|
| Bit  | Name        | R/W | Description  |
| 7:6  | UCS_LIM     | R/W | When controlling UCS through I <sup>2</sup> C, this sets the current limit.  00b = 500 mA 01b = 1000 mA 10b = 1500 mA 11b = 2000 mA  |
| 5  | DCP         | R/W | USB-IF Dedicated Charging Mode Enable. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  0 = DCP disabled 1 = DCP enabled   |
| 4:3  | CHINA_MODE  | R/W | China mode. Enables a 125k pull-up to D+/D- while shorting D+/D- together to allow certain Chinese market phones to charge.  0 = China mode disabled 1 = China mode enabled  |
| 2:1  | SE1_EN[1:0] | R/W | Enables SE1 charging mode for certain devices. This mode is only activated when a USB host is not present. When a host is present, the mode of operation is CDP. When SE1 mode and DCP mode are both enabled, the hub toggles between the two modes of operation as necessary to ensure the device can charge.  00b = SE1 mode disabled 01b = SE1 1A mode enabled (D-: 2.7V, D+: 2.0V) 10b = SE1 2A mode enabled (D-: 2.0V, D+: 2.7V) 11b = SE1 2.5A mode enabled (D-: 2.7V, D+: 2.7V) |
| 0  | BC_EN       | R/W | Battery Charging Support Enable. This bit enables CDP and must be set for any battery charging functions to be enabled. Other functions in addition to CDP are enabled by setting their respective bits in addition to this bit.  0 = Battery charging support disabled 1 = Battery charging support enabled   |

### TABLE 208: FLEX\_IN\_PORT1

| FLEX_IN_PORT1<br>OFFSET: 3442h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 1 Base Address: BFD2_0000h  |
|---|------------|-----|---|
| Bit   | Name       | R/W | Description   |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port 1 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved  |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29  |

# TABLE 209: FLEX\_IN\_PORT2

| FLEX_IN_PORT2<br>OFFSET: 3443h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 2<br>Base Address: BFD2_0000h   |
|---|------------|-----|---|
| Bit   | Name       | R/W | Description   |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port 2 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved  |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000 = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29   |

### TABLE 210: FLEX\_IN\_PORT3

| FLEX_IN_PORT3<br>OFFSET: 3444h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 3 Base Address: BFD2_0000h  |
|---|------------|-----|---|
| Bit   | Name       | R/W | Description   |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port 3 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved  |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29  |

### TABLE 211: FLEX\_IN\_PORT4

| FLEX_IN_PORT4<br>OFFSET: 3445h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 4 Base Address: BFD2_0000h   |
|---|------------|-----|--|
| Bit   | Name       | R/W | Description  |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port4 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved   |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29   |

# TABLE 212: FLEX\_IN\_PORT5

| FLEX_IN_PORT5<br>OFFSET: 3446h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 5 Base Address: BFD2_0000h  |
|---|------------|-----|---|
| Bit   | Name       | R/W | Description   |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port 5 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved  |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29  |

# TABLE 213: FLEX\_IN\_PORT6

| FLEX_IN_PORT6<br>OFFSET: 3447h<br>RESET = 00h |            |     | FlexConnect Trigger Input Configuration PHYSICAL Port 6 Base Address: BFD2_0000h  |
|---|------------|-----|---|
| Bit   | Name R/W   |     | Description   |
| 7   | FLEX_IN_EN | R/W | This bit is used to enable FlexConnect trigger for PHYSICAL Port 6 through the PIO input. The PIO is specified in the FLEX_IN_IO field.  0b = FlexConnect trigger is disabled. 1b = FlexConnect trigger is enabled. |
| 6:3   | RESERVED   | R   | Reserved  |
| 2:0   | FLEX_IN_IO | R/W | Selects the PIO used for FlexConnect trigger<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29  |

## TABLE 214: FLEX\_OUT\_PORT1

| FLEX_OUT_PORT1<br>OFFSET: 3448h<br>RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 1 Base Address: BFD2_0000h  |
|--|----------------------|-----|---|
| Bit  | Name                 | R/W | Description   |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port 1 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity  0b = PIO is driven active low in FlexConnect state.  1b = PIO is driven active high in FlexConnect state.  |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.   |
| 4:3  | RESERVED             | R   | Reserved  |
| 2:0  | FLEX_OUT_IO          | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29   |

# TABLE 215: FLEX\_OUT\_PORT2

| FLEX_OUT_PORT2<br>OFFSET: 3449h<br>RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 2 Base Address: BFD2_0000h  |
|--|----------------------|-----|---|
| Bit  | Name                 | R/W | Description   |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port 2 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity  0b = PIO is driven active low in FlexConnect state.  1b = PIO is driven active high in FlexConnect state.  |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.   |
| 4:3  | RESERVED             | R   | Reserved  |

# TABLE 215: FLEX\_OUT\_PORT2 (CONTINUED)

| FLEX_OUT_PORT2<br>OFFSET: 3449h<br>RESET = 00h |             |     | FlexConnect State Indicator Configuration PHYSICAL Port 2 Base Address: BFD2_0000h  |
|--|-------------|-----|---|
| Bit  | Name        | R/W | Description   |
| 2:0  | FLEX_OUT_IO | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29 |

# TABLE 216: FLEX\_OUT\_PORT3

| FLEX_OUT_PORT3<br>OFFSET: 344Ah<br>RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 3 Base Address: BFD2_0000h  |
|--|----------------------|-----|---|
| Bit  | Name                 | R/W | Description   |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port 3 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity  0b = PIO is driven active low in FlexConnect state.  1b = PIO is driven active high in FlexConnect state.  |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.   |
| 4:3  | RESERVED             | R   | Reserved  |
| 2:0  | FLEX_OUT_IO          | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29   |

## TABLE 217: FLEX\_OUT\_PORT4

| FLEX_OUT_PORT4 OFFSET: 344Bh RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 4 Base Address: BFD2_0000h  |
|--|----------------------|-----|---|
| Bit                                      | Name                 | R/W | Description   |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port 4 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity 0b = PIO is driven active low in FlexConnect state. 1b = PIO is driven active high in FlexConnect state.  |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.   |
| 4:3                                      | RESERVED             | R   | Reserved  |
| 2:0                                      | FLEX_OUT_IO          | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29   |

# TABLE 218: FLEX\_OUT\_PORT5

| FLEX_OUT_PORT5<br>OFFSET: 344Ch<br>RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 5 Base Address: BFD2_0000h   |
|--|----------------------|-----|--|
| Bit  | Name                 | R/W | Description  |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port5 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity  0b = PIO is driven active low in FlexConnect state.  1b = PIO is driven active high in FlexConnect state.   |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.  |
| 4:3  | RESERVED             | R   | Reserved   |

# TABLE 218: FLEX\_OUT\_PORT5 (CONTINUED)

| FLEX_OUT_PORT5<br>OFFSET: 344Ch<br>RESET = 00h |             |     | FlexConnect State Indicator Configuration PHYSICAL Port 5 Base Address: BFD2_0000h  |
|--|-------------|-----|---|
| Bit  | Name        | R/W | Description   |
| 2:0  | FLEX_OUT_IO | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29 |

# TABLE 219: FLEX\_OUT\_PORT6

| FLEX_OUT_PORT6 OFFSET: 344Dh RESET = 00h |                      |     | FlexConnect State Indicator Configuration PHYSICAL Port 6 Base Address: BFD2_0000h   |
|--|----------------------|-----|--|
| Bit                                      | Name                 | R/W | Description  |
| 7  | FLEX_OUT_EN          | R/W | This bit is used to enable the FlexConnect state indicator for PHYSICAL Port6 through the PIO input. The PIO is specified in the FLEX_OUT_IO field.  0b = FlexConnect state indicator is disabled.  1b = FlexConnect state indicator is enabled. |
| 6  | FLEX_OUT ACTIVE_HIGH | R/W | Selects PIO active state polarity  0b = PIO is driven active low in FlexConnect state.  1b = PIO is driven active high in FlexConnect state.   |
| 5  | FLEX_OUT_OD          | R/W | This bit is used to enable open drain output.  0b = PIO output is set as standard push-pull.  1b = PIO output is set as open drain.  |
| 4:3                                      | RESERVED             | R   | Reserved   |
| 2:0                                      | FLEX_OUT_IO          | R/W | Selects the PIO used as the FlexConnect state indicator<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29  |

### TABLE 220: FLEX\_PRTCTL\_PORT1

| FLEX_PRTCTL_PORT1<br>OFFSET: 344Eh<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 1 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 1. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL1 output 1b = Enables Flex PRTCTL1 output  |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL1 output mode  00b = PRTCTL1 is tri-stated.  01b = PRTCTL1 is driven high.  10b = PRTCTL1 is driven low.  11b = PRTCTL1 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL1 to output.  0b = Flex PRTCTL1 output is disabled.  1b = Flex PRTCTL1 output is enabled.  |
| 2:0   | FLEX_PRTCTL_IO  | R/W | Selects the PIO used as Flex PRTCTL1  000b = PF6  001b = PF7  010b = PF14  011b = PF19  100b = PF26  101b = PF27  110b = PF28  111b = PF29   |

## TABLE 221: FLEX\_PRTCTL\_PORT2

| FLEX_PRTCTL_PORT2<br>OFFSET: 344Fh<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 2 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 2. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL2 output  1b = Enables Flex PRTCTL2 output |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL2 output mode  00b = PRTCTL2 is tri-stated.  01b = PRTCTL2 is driven high.  10b = PRTCTL2 is driven low.  11b = PRTCTL2 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL2 to output.  0b = Flex PRTCTL2 output is disabled.  1b = Flex PRTCTL2 output is enabled.  |

# TABLE 221: FLEX\_PRTCTL\_PORT2 (CONTINUED)

| FLEX_PRTCTL_PORT2<br>OFFSET: 344Fh<br>RESET = 00h |                |     | FlexConnect PRTCTL Configuration PHYSICAL Port 2 Base Address: BFD2_0000h  |
|---|----------------|-----|--|
| Bit   | Name           | R/W | Description  |
| 2:0   | FLEX_PRTCTL_IO | R/W | Selects the PIO used as Flex PRTCTL2<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29 |

# TABLE 222: FLEX\_PRTCTL\_PORT3

| FLEX_PRTCTL_PORT3<br>OFFSET: 3450h<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 3 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 3. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL3 output 1b = Enables Flex PRTCTL3 output  |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL3 output mode  00b = PRTCTL3 is tri-stated.  01b = PRTCTL3 is driven high.  10b = PRTCTL3 is driven low.  11b = PRTCTL3 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL3 to output.  0b = Flex PRTCTL3 output is disabled.  1b = Flex PRTCTL3 output is enabled.  |
| 2:0   | FLEX_PRTCTL_IO  | R/W | Selects the PIO used as Flex PRTCTL3<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29                         |

### TABLE 223: FLEX\_PRTCTL\_PORT4

| FLEX_PRTCTL_PORT4<br>OFFSET: 3451h<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 4 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 4. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL4 output 1b =Enables Flex PRTCTL4 output   |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL4 output mode  00b = PRTCTL4 is tri-stated.  01b = PRTCTL4 is driven high.  10b = PRTCTL4 is driven low.  11b = PRTCTL4 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL4 to output.  0b = Flex PRTCTL4 output is disabled.  1b = Flex PRTCTL4 output is enabled.  |
| 2:0   | FLEX_PRTCTL_IO  | R/W | Selects the PIO used as Flex PRTCTL4  000b = PF6  001b = PF7  010b = PF14  011b = PF19  100b = PF26  101b = PF27  110b = PF28  111b = PF29   |

## TABLE 224: FLEX\_PRTCTL\_PORT5

| FLEX_PRTCTL_PORT5<br>OFFSET: 3452h<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 5 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 5. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL5 output 1b = Enables Flex PRTCTL5 output  |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL5 output mode  00b = PRTCTL5 is tri-stated.  01b = PRTCTL5 is driven high.  10b = PRTCTL5 is driven low.  11b = PRTCTL5 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL5 to output.  0b = Flex PRTCTL5 output is disabled.  1b = Flex PRTCTL5 output is enabled.  |

# TABLE 224: FLEX\_PRTCTL\_PORT5 (CONTINUED)

| FLEX_PRTCTL_PORT5<br>OFFSET: 3452h<br>RESET = 00h |                |     | FlexConnect PRTCTL Configuration PHYSICAL Port 5 Base Address: BFD2_0000h  |
|---|----------------|-----|--|
| Bit   | Name           | R/W | Description  |
| 2:0   | FLEX_PRTCTL_IO | R/W | Selects the PIO used as Flex PRTCTL5<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29 |

## TABLE 225: FLEX\_PRTCTL\_PORT6

| FLEX_PRTCTL_PORT6<br>OFFSET: 3453h<br>RESET = 00h |                 |     | FlexConnect PRTCTL Configuration PHYSICAL Port 6 Base Address: BFD2_0000h  |
|---|-----------------|-----|--|
| Bit   | Name            | R/W | Description  |
| 7   | FLEX_PRTCTL_EN  | R/W | This bit is used to enable Flex PRTCTL for PHYSICAL Port 6. The PIO is specified in the FLEX_PRTCTL_IO field.  0b = Disables Flex PRTCTL6 output 1b = Enables Flex PRTCTL6 output  |
| 6:5   | PRTCTL_OUT[1:0] | R/W | Selects the Flex PRTCTL6 output mode  00b = PRTCTL6 is tri-stated.  01b = PRTCTL6 is driven high.  10b = PRTCTL6 is driven low.  11b = PRTCTL6 is pulled up with internal pull-up. |
| 4   | RESERVED        | R   | Reserved   |
| 3   | FLEX_PRTCTL_OEN | R/W | This bit is used to enable the Flex PRTCTL6 to output.  0b = Flex PRTCTL6 output is disabled.  1b = Flex PRTCTL6 output is enabled.  |
| 2:0   | FLEX_PRTCTL_IO  | R/W | Selects the PIO used as Flex PRTCTL6<br>000b = PF6<br>001b = PF7<br>010b = PF14<br>011b = PF19<br>100b = PF26<br>101b = PF27<br>110b = PF28<br>111b = PF29                         |

## TABLE 226: FLEX\_VBUSDET

| FLEX_VBUSDET<br>OFFSET: 3454h<br>RESET = 00h |                 |     | FlexConnect VBUSDET Configuration Base Address: BFD2_0000h   |
|--|-----------------|-----|--|
| Bit  | Name            | R/W | Description  |
| 7  | FLEX_VBUSDET_EN | R/W | This bit is used to select the source for VBUS_DET while in Flex state.  0b = VBUS_DET Hub pin is the VBUS_DET in Flex state.  1b = PFx pin selected in FLEX_VBUSDET_IO is the VBUS_DET in Flex state. |

# TABLE 226: FLEX\_VBUSDET (CONTINUED)

| FLEX_VBUSDET<br>OFFSET: 3454h<br>RESET = 00h |                   |     | FlexConnect VBUSDET Configuration Base Address: BFD2_0000h   |
|--|-------------------|-----|--|
| Bit  | Name              | R/W | Description  |
| 6  | FLEX_VBUSDET_HIGH | R/W | 0b = VBUS_DET is driven as selected by FLEX_VBUSDET_EN. 1b = VBUS_DET is driven high internally.   |
| 5:3  | RESERVED          | R   | Reserved   |
| 2:0  | FLEX_VBUSDET_IO   | R/W | Selects the PFx used as Flex VBUSDET  000b = PF6  001b = PF7  010b = PF14  011b = PF19  100b = PF26  101b = PF27  110b = PF28  111b = PF29 |

#### **TABLE 227: FLEXCONNECT HUB ATTACH DELAY**

| FLEX_ATTACH_DELAY<br>OFFSET: 3455h<br>RESET = 00h |                   |     | FlexConnect Hub Attach Delay<br>Base Address: BFD2_0000h   |
|---|-------------------|-----|--|
| Bit   | Name              | R/W | Description  |
| 7:0   | FLEX_ATTACH_DELAY | R/W | This field specifies the delay in 10-millisecond increments after Flex-Connect is initiated before the Hub is attached. This might be required to provide a debounce time between a USB device detach and a subsequent attach. |

### **TABLE 228: ROLE SWITCH DELAY**

| ROLE_SWITCH_DELAY<br>OFFSET: 3450h<br>RESET = 00h |                   |     | Role Switch Delay<br>Base Address: BFD2_0000h   |
|---|-------------------|-----|---|
| Bit   | Name              | R/W | Description   |
| 7:0   | ROLE_SWITCH_DELAY | R/W | This field specifies the delay in 10-millisecond increments after the SET_ROLE_SWITCH command is initiated before the role switch is done. This might be required to provide a debounce time between a USB device detach and a subsequent attach. |

#### TABLE 229: MANUFACTURER STRING LENGTH

| MFG_STR_LEN<br>OFFSET: 346Ah<br>RESET = 1Eh |        |     | Manufacturer String Length<br>Base Address: BFD2_0000h   |
|---|--------|-----|--|
| Bit   | Name   | R/W | Description  |
| 7:0   | Length | R/W | Manufacturer String Descriptor size; this must be same as the value in the Length field of the Manufacturer String Descriptor. |

# TABLE 230: PRODUCT STRING LENGTH

| PROD_STR_LEN OFFSET: 3472h RESET = 10h |        |     | Product String Length<br>Base Address: BFD2_0000h  |
|--|--------|-----|--|
| Bit                                    | Name   | R/W | Description  |
| 7:0                                    | Length | R/W | Product String Descriptor size; this must be same as the value in the Length field of the Product String Descriptor. |

# 4.0 SMBUS CONFIGURATION

The SMBus configuration begins in the SOC Configuration Stage. In this stage, the SOC may modify any of the configuration settings to customize the hub to their purposes. The SOC can configure the hub as Full Speed only, or can have the hub report a port as non-removable. The SOC can also disable a port entirely to conserve power. The hub can be addressed at the address **2Dh** and interprets the data bytes as shown in the following sub-sections.

### 4.1 SMBus Block Write

The SMBus block write consists of an Address+Direction(0) byte followed by the 16-bit memory address, split into two bytes. The address is used for special commands and as a pointer to the hub's internal memory. Following the address, the next byte of data corresponds to the count of data bytes that follows, which is up to 128 bytes in a block. Finally, a 00h write is used to terminate the write operation, followed by the SMBus stop signal.

**TABLE 231: SMBUS BLOCK WRITE** 

| Field         | Description  |  |
|---------------|--|--|
| Start bit (S) | Start Condition  |  |
| I2C Address   | 7-bit SMBus Address (2Dh)                                  |  |
| Direction     | 1-bit, 0 = Write   |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Offset MSB    | Most significant byte of address to internal buffer (00h)  |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Offset LSB    | Least significant byte of address to internal buffer (00h) |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Count         | Start Condition  |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Data 0        | First byte of data   |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Data 1        | Second byte of data  |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Data n        | Last byte of data  |  |
| ACK           | Acknowledge from SMBus target                              |  |
| Stop (P)      | Stop Condition   |  |

**Note:** The 7-bit address of the hub is **2Dh**, or the first byte is **5Ah** for an SMBus Write.

# 4.2 SMBus Block Read

The SMBus block read consists of an Address+Direction(0) byte with the 16-bit memory address, followed by a repeat Start signal and an Address+Direction(1) byte. The hub then starts to output the count (128 bytes) and the contents of the internal registers starting at the 16-bit address specified.

**TABLE 232: SMBUS BLOCK READ** 

| Field          | Description  |  |
|----------------|--|--|
| Start bit (S)  | Start Condition  |  |
| I2C Address    | 7-bit SMBus Address (2Dh)                                  |  |
| Direction      | 1-bit, 0 = Write   |  |
| ACK            | Acknowledge from SMBus target                              |  |
| Offset MSB     | Most significant byte of address to internal buffer (00h)  |  |
| ACK            | Acknowledge from SMBus target                              |  |
| Offset LSB     | Least significant byte of address to internal buffer (00h) |  |
| ACK            | Acknowledge from SMBus target                              |  |
| Start bit (Sr) | Repeated Start Condition                                   |  |
| I2C Address    | 7-bit SMBus Address (2Dh)                                  |  |
| Direction      | 1-bit, 1 = Read  |  |
| ACK            | Acknowledge from SMBus target                              |  |
| Count          | Number of bytes to read from target                        |  |
| ACK            | Acknowledge from SMBus controller                          |  |
| Data 0         | First byte of data from SMBus target                       |  |
| ACK            | Acknowledge from SMBus controller                          |  |
| Data 1         | Second byte of data from SMBus target                      |  |
| ACK            | Acknowledge from SMBus controller                          |  |
| Data n         | Last data byte from SMBus target                           |  |
| ACK            | Acknowledge from SMBus controller                          |  |
| Stop (P)       | Stop Condition   |  |

**Note:** The 7-bit address of the hub is **2Dh**, or the first byte is **5Ah** for a write and **5Bh** for a read.

# 4.3 Special Commands

Special commands can be sent in the place of the 16-bit address bytes. These commands are used to enumerate the hub, access the configuration registers, or reset the device. The commands consist of the 16-bit command followed by a 00h byte to terminate the command.

**TABLE 233: SPECIAL SMBUS COMMANDS** 

| Operation                               | OPCODE | Description   |
|---|--------|---|
| Configuration Register Access           | 9937h  | Read and Write Configuration Registers  |
| USB Attach                              | AA55h  | Exit SOC_CONFIG and Enter HUB_CONFIG stage  |
| USB Attach with SMBus<br>Runtime Access | AA56h  | Exit SOC_CONFIG and Enter HUB_CONFIG stage with SMBus target enabled.   |
|   |        | During runtime with default hub configuration settings, when the hub is commanded to enter the SUSPEND state, the hub disables the clocks, which make the SMBus target interface inoperable.                      |
|   |        | In order for SMBus target operation to operate continuously during runtime, the MCU suspend feature of the hub must be disabled by setting the BYPASS_MCU_SUSPEND bit to one. See Table 194 for register details. |
| OTP Program                             | 9933h  | Permanently program configuration commands to the OTP   |
| OTP Read                                | 9934h  | Read the values of the OTP register   |

Note: OTP Program and OTP Read commands reference data starting at configuration register 4800h.

# 4.4 Accessing Configuration Registers

The Configuration Register Access command allows the SMBus controller to read or write to the internal registers of the hub. When the Configuration Register Access command is sent, the hub interprets the memory starting at offset 0000h as in Table 234.

TABLE 234: MEMORY FORMAT FOR CONFIGURATION REGISTER ACCESS

| Buffer Address  | Description    | Notes   |
|-----------------|----------------|---|
| 0000h           | Direction      | 0 = Register Write, 1 = Register Read   |
| 0001h           | Data Length    | Number of bytes to Read/Write, maximum of 128 bytes   |
| 0002h-0005h     | Memory Address | 32-bit memory address to read or write in big endian format                                       |
| 0006h~<br>0084h | Data           | Data to write or read from the Memory Address, number of bytes specified in the Data Length field |

#### 4.4.1 CONFIGURATION REGISTER WRITE EXAMPLE

To write to a configuration register:

- 1. Write the command block to the buffer area.
- 2. Execute the special Configuration Register Access command.

### **EXAMPLE 4-1: FORMATTING SMBUS MESSAGES TO SET HUB VID TO CUSTOM VALUE**

The following example shows how the SMBus messages are formatted to set the VID of the hub to a custom value, 1234h:

1. Write the command block to the buffer area:

TABLE 235: SMBUS WRITE COMMAND BLOCK FOR REGISTER WRITE

| Byte | Value | Comment   |
|------|-------|---|
| 0    | 5Ah   | Target address plus write bit (2Dh left shifted by 1) |
| 1    | 00h   | Buffer address MSB 0000h                              |
| 2    | 00h   | Buffer address LSB 00 <b>00</b> h                     |
| 3    | 08h   | Number of bytes to write to command block buffer area |
| 4    | 00h   | Write VID Register                                    |
| 5    | 02h   | Writing two bytes to VID register                     |
| 6    | BFh   | VID is in register <b>BF</b> 80_3000h                 |
| 7    | 80h   | VID is in register BF <b>80</b> _3000h                |
| 8    | 30h   | VID is in register BF80_3000h                         |
| 8    | 00h   | VID is in register BF80_30 <b>00</b> h                |
| А    | 34h   | LSB of Vendor ID 1234h                                |
| В    | 12h   | MSB of Vendor ID 1234h                                |

2. Execute the Configuration Register Access command:

TABLE 236: CONFIGURATION REGISTER ACCESS COMMAND

| Byte | Value | Comment                |
|------|-------|------------------------|
| 0    | 5Ah   | Address plus write bit |
| 1    | 99h   | Command 9937h          |
| 2    | 37h   | Command 9937h          |
| 3    | 00h   | Command completion     |

# 4.4.2 CONFIGURATION REGISTER READ EXAMPLE

To read configuration registers:

- 1. Write the command block to the buffer area.
- 2. Execute the Configuration Register Access command.
- 3. Read the data from the memory.

# **EXAMPLE 4-2: READING THE PID**

The following example shows how to read the PID:

1. Write the data to the memory of the hub:

TABLE 237: SMBUS WRITE COMMAND BLOCK FOR REGISTER READ

| Byte | Value | Comment   |
|------|-------|---|
| 0    | 5Ah   | Target address plus write bit (2Dh left shifted by 1) |
| 1    | 00h   | Memory address <b>00</b> 00h                          |
| 2    | 00h   | Memory address 00 <b>00</b> h                         |
| 3    | 06h   | Number of bytes to write to memory                    |
| 4    | 01h   | Read Configuration Register                           |
| 5    | 02h   | Reading two bytes from PID register                   |
| 6    | BFh   | VID is in register <b>BF</b> 80_3002h                 |
| 7    | 80h   | VID is in register BF <b>80</b> _3002h                |
| 8    | 30h   | VID is in register BF80_3002h                         |
| 9    | 02h   | VID is in register BF80_30 <b>02</b> h                |

2. Execute the Configuration Register Access command:

TABLE 238: CONFIGURATION REGISTER ACCESS COMMAND

| Byte | Value | Comment  |
|------|-------|--|
| 0    | 5Ah   | Address plus write bit (2Dh left shifted by 1) |
| 1    | 99h   | Command 9937h                                  |
| 2    | 37h   | Command 99 <b>37</b> h                         |
| 3    | 00h   | Command completion                             |

3. Read back data starting at memory offset 04h, which is where the Data byte starts:

TABLE 239: EXAMPLE SMBUS READ COMMAND

| Byte | Value | Comments   |
|------|-------|--|
| 0    | 5Ah   | Target address plus write bit (2Dh left shifted by 1)    |
| 1    | 00h   | Memory Address <b>00</b> 06h                             |
| 2    | 06h   | Memory Address 00 <b>06</b> h                            |
| 3    | 5Bh   | Target address plus read bit (2Dh left shifted by 1 + 1) |
| 4    | 08h   | Device sends a count of 8 bytes                          |
| 5    | 16h   | PID LSB  |
| 6    | 49h   | PID MSB  |

**Note 1:** Although the device can send out 8 bytes, it is not necessary to read the 8 bytes. The SMBus controller can send a stop at any time.

# 4.5 SMBus Runtime

After the hub is enumerated (after USB Attach with SMBus Runtime Access), the same registers can be accessed during runtime. During runtime with default hub configuration settings, when the hub is commanded to enter the SUS-PEND state, the hub disables clocks which make the SMBus target interface inoperable.

In order for SMBus target operation to operate continuously during runtime, the MCU suspend feature of the hub must be disabled by setting the BYPASS\_MCU\_SUSPEND bit to one. See Table 194 for register details.

# 5.0 USB RUNTIME MEMORY ACCESS

The hub memory mapped registers can be accessed during runtime via USB. There are two methods for accessing hub registers:

- Through the Hub Feature Controller (HFC) internal device control endpoints (Endpoint 0)
  - This is the preferred option when the HFC is enabled.
  - This uses standard, built-in drivers from all major OS.
  - This is simpler to implement in the Application level.
  - Advanced features, such as OTP programming, SPI Flash bridging, I<sup>2</sup>C bridging, FlexConnect, and more, can be controlled through this interfacer as well.
  - The HFC device can be disabled by setting the OTP\_UDC\_ENABLE register to 0x02 during hub configuration (OTP or I<sup>2</sup>C configuration). This prevents enumeration of the HFC device.
- · Using Vendor-Specific Commands directed to the hub endpoints
  - This is the only option when the HFC is disabled.
  - Only register Write/Read commands are supported. Advanced functions (such as OTP programming) are not available.
  - This is generally more challenging to implement from the software perspective, particularly for Windows OS.
  - VSM commands can be disabled by setting the VSM\_DISABLE bit in HUB\_CFG1 register during hub configuration (OTP or I<sup>2</sup>C configuration).

**Note:** Modifying all registers during runtime could affect normal operation. See the register tables Table 1, Table 2, and Table 3 for guidance on which registers are recommended for runtime access.

# 5.1 USB Commands to Hub Feature Controller Device Endpoint

Commands for reading and writing hub registers are described in the following tables. All register read or write commands are issued to the HFC's control endpoint (EP0). The HFC uses standard generic USB drivers. No special drivers are required to issue commands to the HFC from the application layer.

The HFC also accepts many other special commands for exercising other special features, such as FlexConnect, I<sup>2</sup>C bridging, SPI bridging, and more. These commands are specified within their respective feature application notes.

**TABLE 240: REGISTER WRITE SETUP PACKET** 

| Setup Packet  | Value       | Description  |
|---------------|-------------|--|
| bmRequestType | 0x40        | Host-to-device data transfer, vendor class, targeted to interface  |
| bRequest      | 0x03        | CMD_MEMORY_WRITE   |
| wValue        | ADDR_LO     | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | ADDR_HI     | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | Data Length | Length of data to be written                                       |

**Command phase:** Receives the setup packet with the parameters specified above.

**Data phase:** The HFC device receives the data bytes of length wLength and writes data starting at the target memory address.

# Status phase:

ACK - on successful completion of memory write

**TABLE 241: REGISTER READ SETUP PACKET** 

| Setup Pkt     | Value       | Description  |
|---------------|-------------|--|
| bmRequestType | 0xC0        | Device-to-host data transfer, vendor class, targeted to interface  |
| bRequest      | 0x04        | CMD_MEMORY_READ  |
| wValue        | ADDR_LO     | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | ADDR_HI     | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | Data Length | Length of data to read   |

Command phase: Receives the setup packet with the parameters specified above.

Data phase: The HFC device sends the data bytes of length wLength starting from the target memory address.

#### Status phase:

· ACK - on successful completion of programming

# 5.2 USB Vendor-Specific Commands to USB2 Hub Control Endpoint

All Vendor-Specific Commands (VSM) commands are issued to the USB2 hub control endpoint (EP0). Only basic register read and write commands are supported.

VSM commands can be disabled by setting the VSM\_DISABLE bit in HUB\_CFG1 register during hub configuration (OTP or  $I^2$ C configuration). The hub ignores VSM commands when VSM commands are disabled.

**TABLE 242: MEMORY WRITE SETUP PACKET** 

| Setup Pkt     | Value       | Description  |
|---------------|-------------|--|
| bmRequestType | 0x40        | Host-to-device data transfer, vendor class, targeted to interface  |
| bRequest      | 0x02        | CMD_MEMORY_WRITE   |
| wValue        | ADDR_LO     | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | ADDR_HI     | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | Data Length | Length of data to be written + 1 (see below in data phase)         |

Command phase: Receives the setup packet with the parameters specified above.

**Data phase:** The host must send the first byte as 0x03, followed by the remaining data to be written beginning at the specified register address.

### Status phase:

· ACK - on successful completion of memory write

**TABLE 243: MEMORY READ SETUP PACKET** 

| Setup Pkt     | Value       | Description  |
|---------------|-------------|--|
| bmRequestType | 0xC0        | Device-to-host data transfer, vendor class, targeted to interface  |
| bRequest      | 0x01        | CMD_MEMORY_READ  |
| wValue        | ADDR_LO     | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | ADDR_HI     | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | Data Length | Length of data to read   |

Command phase: Receives the setup packet with the parameters specified above.

Data phase: The hub sends the data bytes of length wLength starting from the target memory address.

# Status phase:

· ACK - on successful completion of programming

## 6.0 OTP CONFIGURATION

The USB7002/USB7006/USB7016/USB7050/USB7051/USB7052/USB7056 hubs have 8k bytes of one time programmable (OTP) memory to enable customization and limited firmware updates in the field. OTP memory organization and OTP configuration are described in the next sections.

# 6.1 OTP Memory Organization

The OTP memory is divided into four regions as follows:

- · OTP Flags
- · Configuration Commands
- · Blank Memory
- · Configuration Index Records

Figure 2 shows the OTP memory organization example. Each product will have unique default contents.

#### FIGURE 2: OTP MEMORY ORGANIZATION

|       | 0h   | 1h  | 2h   | 3h  | 4h  | 5h  | 6h   | 7h      | 8h      | 9h     | Ah   | Bh  | Ch  | Dh  | Eh   | Fh  |
|-------|------|-----|------|-----|-----|-----|------|---------|---------|--------|------|-----|-----|-----|------|-----|
| 0000h |      | SKU | DATA |     |     | SKU | DATA |         |         | SKU    | DATA |     |     | SKU | DATA |     |
| 0010h | P CC | UNT |      |     |     |     | Co   | nfigura | ation C | ommai  | nds  |     |     |     |      |     |
| 0020h |      |     |      |     |     |     |      |         |         |        |      |     |     |     |      |     |
| 0030h |      |     |      |     |     |     |      | 00h     | 00h     | 00h    | 00h  | 00h | 00h | 00h | 00h  | 00h |
| 0040h | 00h  | 00h | 00h  | 00h | 00h | 00h | 00h  | 00h     | 00h     | 00h    | 00h  | 00h | 00h | 00h | 00h  | 00h |
| 0050h | 00h  | 00h | 00h  | 00h | 00h | 00h | 00h  | 00h     | 00h     | 00h    | 00h  | 00h | 00h | 00h | 00h  | 00h |
|       | 00h  | 00h | 00h  | 00h | 00h |     |      | Blar    | nk Men  | nory   |      |     | 00h | 00h | 00h  | 00h |
|       | 00h  | 00h | 00h  | 00h | 00h | 00h | 00h  | 00h     | 00h     | 00h    | 00h  | 00h | 00h | 00h | 00h  | 00h |
| 1FC0h | 00h  | 00h | 00h  | 00h | 00h | 00h | 00h  | 00h     | 00h     | 00h    | 00h  | 00h | 00h | 00h | 00h  | 00h |
| 1FD0h | 00h  | 00h | 00h  | 00h | 00h | 00h | 00h  |         |         |        |      |     |     |     |      |     |
| 1FE0h |      |     |      |     |     |     | Conf | igurati | ion Ind | ex Rec | ords |     |     |     |      |     |
| 1FF0h |      |     |      |     |     |     |      |         |         |        |      |     |     |     |      |     |
|       | •    |     | •    |     |     |     |      |         |         |        |      |     |     |     |      |     |

#### 6.1.1 PRODUCT SKU DATA

The Product SKU data is contained within the first 16 bytes of OTP memory. The Hub Product SKU may be identified by examining these bits:

#### 6.1.2 OTP PROGRAMMING COUNTER

Bytes 10h and 11h of the OTP memory are the OTP Flags indicating how many times the OTP has been programmed by the MPLAB Connect Configurator tool (when programming via SMBus, these bits are not updated). For an unprogrammed part, these two bytes are 0000h. Every time the OTP is programmed using MPLAB Connect Configurator, a bit is set. When the first OTP is programmed, this becomes 0001h, then 0003h, 0007h, and continues until all bits are set. After all OTP Flag bits are set, OTP programming is still possible as long as OTP space is available.

# 6.1.3 CONFIGURATION COMMANDS

The Configuration Commands section grows from the start of the OTP data. These are the commands that are appended every time a Program OTP command is sent through SMBus and can vary in length depending on how many configuration registers have been manipulated.

# 6.1.4 BLANK MEMORY

This memory region is initially 00h on an unprogrammed part and decreases in size as configuration commands and configuration index records are programmed.

#### 6.1.5 CONFIGURATION INDEX RECORDS

The Configuration Index Records area contains Configuration Index Records that are automatically generated when the OTP data is programmed. A Configuration Index Record is always 8 bytes per OTP program and is appended to the back of the OTP memory space every time the Program OTP command is sent. It contains a checksum to confirm that the configuration command was written correctly as well as information on the location of the configuration commands within the OTP memory space and total length. The Configuration Index Record format is shown in Figure 3.

The CheckSum algorithm for the CheckSum byte is Checksum8-Xor.

FIGURE 3: CONFIGURATION INDEX RECORD FORMAT

| BYTE        | 1          | 2          | 3          | 4        | 5      | 6     | 7      | 8     |
|-------------|------------|------------|------------|----------|--------|-------|--------|-------|
| Description | Signature  |            |            | Checksum | CFG AD | DRESS | CFG LE | ENGTH |
| Contents    | l<br>(49h) | D<br>(44h) | X<br>(58h) | Checksum | MSB    | LSB   | MSB    | LSB   |

# 6.2 OTP Configuration Using MPLAB Connect Configurator

The easiest method to program the Hub OTP is with the MPLAB Connect Configurator tool, available at: http://www.microchip.com/design-centers/usb/mplab-connect-configurator.

MPLAB Connect Configurator programs the configuration in the next available slot in the Configuration Commands area, programs the Index Record in the Configuration Index Records area, and updates the OTP Flags count field.

This tool can be used to generate a configuration file (.cfg) and to program the generated configuration file permanently to the hub's OTP memory space using USB commands.

Alternatively, the .cfg file can be constructed manually using a binary or hex editor. Follow the formatting instructions shown in Table 244, and see the example in **Section 6.3.1**, **OTP Configuration File Examples**.

# 6.3 OTP Configuration Using SMBus

The OTP memory can be programmed through the SMBus interface in the SOC\_CONFIG stage (during start-up). The OTP memory is configured as a series of commands that manipulates the configuration registers. The hubs have a total of 8 kB of OTP memory space, and each byte of OTP memory may be written only once. The OTP memory space can be successively written to (each programming instance appends the new command to the bottom of the OTP memory space) until the space is completely filled.

During the HUB\_CONFIG stage, temporary OTP configuration registers are written to. The contents in the OTP configuration registers are then permanently loaded to the OTP memory space after sending a special OTP program command. These registers permanently change the default behavior of the hub during normal operation. These commands are stored into the OTP memory as shown in Figure 2.

**TABLE 244: OTP STORAGE COMMANDS** 

| Command             | OPCODE                    | Length          | Description   |
|---------------------|---------------------------|-----------------|---|
| NULL                | 00h                       | N/A             | No action; advance memory counter by 1 and move to the next instruction.  |
| MODIFY_BYTES        | 01h-7Fh                   | OPCODE          | Modifies the following bytes starting at the current memory address for length = OPCODE.  The previously used SET_MODE command is used for select-  |
|                     |                           |                 | ing the bit operation.  The default MODE is WRITE_BYTES if there is no preceding SET_MODE command.  |
| SET_MEMORY ADDRESS  | 80h XXh<br>XXh XXh<br>XXh | N/A             | Load the MEMORY_ADDRESS register with the four XXh XXh XXh XXh bytes.   |
|                     |                           |                 | Example: 80h BFh 80h 30h 00h sets the memory address to BF80_3000h.   |
| SKIP_MEMORY_WRITE   | 81h-FDh                   | OPCODE<br>[6:0] | Skip the length number of bytes starting at the location of the MEMORY_ADDRESS register. At the end of the operation, the MEMORY_ADDRESS register is incremented by length = OPCODE[6:0]. |
| SET_MODE_WRITE_BYTE | FEh 00                    | N/A             | If the byte following SET_MODE = 00h, all writes replace the memory value at that location.   |
| SET_MODE_SET_BITS   | FEh 01h                   | N/A             | If the byte following SET_MODE = 01h, all writes are OR'ed in. This is a mechanism to set the selected bits in a register without changing the others. Set the bits to be set.            |
| SET_MODE_CLEAR_BITS | FEh 02h                   | N/A             | If the byte following SET_MODE = 02h, all writes are NAND'ed in. This is a mechanism to clear the selected bits in a register without changing the others. Set the bits to be cleared.    |
| STOP                | FFh                       | N/A             | After the storage commands are complete, this indicates the termination of the command sequence.  |

# 6.3.1 OTP CONFIGURATION FILE EXAMPLES

These examples show the hex data in a configuration file.

#### **EXAMPLE 6-1: CONFIGURING PF28 AS AN OUTPUT GPIO**

To configure PF28 as an output assuming that PF28 is already configured as a GPIO (as it is in USB7002, all CFG\_STRAP options), the corresponding bit in the output enable register must be set, which from Table 4 is GPIO92.

TABLE 245: SET BIT COMMAND SEQUENCE EXAMPLE

| Byte | Value | Comment                     |
|------|-------|-----------------------------|
| 1    | 80h   | SET_ADDRESS command         |
| 2    | BFh   | Address BF80_090Bh          |
| 3    | 80h   | Address BF <b>80</b> _090Bh |
| 4    | 09h   | Address BF80_ <b>09</b> 0Bh |
| 5    | 0Bh   | Address BF80_09 <b>0B</b> h |
| 6    | FEh   | SET_MODE command            |
| 7    | 01h   | SET_BITS mode               |
| 8    | 01h   | Data length of 1 byte       |
| 9    | 04h   | Set PIO96_OEN[Bit 28]       |
| 10   | FFh   | Stop command                |

# EXAMPLE 6-2: CHANGING THE USB DOWNSTREAM PORT 1 BOOST REGISTER TO INCREASE THE HS OUTPUT CURRENT BY 5%

TABLE 246: WRITE BYTE COMMAND SEQUENCE EXAMPLE

| Byte | Value | Comment                          |
|------|-------|----------------------------------|
| 1    | 80h   | SET_ADDRESS command              |
| 2    | BFh   | Address <b>BF</b> 80_64CAh       |
| 3    | 80h   | Address BF80_64CAh               |
| 4    | 64h   | Address BF80_64CAh               |
| 5    | CAh   | Address BF80_64 <b>CA</b> h      |
| 6    | FEh   | SET_MODE command                 |
| 7    | 01h   | WRITE_BYTE mode                  |
| 8    | 01h   | Data length of 1 byte            |
| 9    | 03h   | Increase HS output current by 5% |
| 10   | FFh   | Stop command                     |

# 6.3.2 OTP CONFIGURATION VIA SMBUS

The commands in Table 247 can be used to access and program the OTP memory. These can be used by an automated test equipment (ATE) equipment.

**TABLE 247: SPECIAL OTP SMBUS COMMANDS** 

| Operation        | OPCODE | Description  |
|------------------|--------|--|
| SMB_CMD_OTP      | 9933h  | Execute OTP Command based on CMD_TYPE  |
| SMB_CMD_READ_OTP | 9934h  | Read OTP register  |
| SMB_CMD_OTP_ATE  | 9939h  | Execute OTP Command based on CMD_TYPE. This command is for use with ATE. Command success or failure is reported via signal pins. The device does not respond afterwards until Reset. |
|                  |        | Command status pin: PRT_PWR1 (0 = Passed, 1 = OTP Failed)  |
|                  |        | Command completion pin: PRT_PWR2 (0 = In progress, 1 = done)   |

**Note 1:** Before any OTP commands can be executed, a data structure must be created in the memory using SMBus block writes.

# 6.3.3 SMBUS OTP COMMAND STRUCTURE

The OTP command structure in Table 247 is used for accessing the OTP memory.

TABLE 248: SMBUS OTP COMMAND STRUCTURE

| Buffer Address | Description    | Notes   |
|----------------|----------------|---|
| BFD2_2100h     | CMD_TYPE       | Command Type is one of the commands in the OTP Command Type table.  |
| BFD2_2101h     | ADDR[15:0]     | OTP Address to read from or write to; set to 0000h.   |
| BFD2_2103h     | LENGTH[15:0]   | Number of bytes to transfer   |
| BF90_7000h     | Data           | Data for OTP transaction. MULTI_HOST_CLK_EN and MHB_MEM_CLK_EN bits must be set before accessing the DATA_BUFFER. |
| BFD2_3419h     | SMBusOTPResult | Result of OTP operation as specified in the OTP Return Status   |

**TABLE 249: OTP COMMAND TYPE** 

| Code | CMD_TYPE           | Description   |
|------|--------------------|---|
| 00h  | SMB_OTP_RAW_PGM    | Raw OTP Programming mode *ADVANCED*   |
|      |                    | OTP will be programmed starting at the OTP memory offset of ADDR for size LENGTH. The OTP memory at any location with the OTP can be programmed. No signature is generated.                                 |
|      |                    | It is possible to corrupt existing configuration using this mode.   |
|      |                    | A new OTP configuration block programmed using this mode will also need a valid signature to be manually added to the correct signature memory location.  |
|      |                    | Status on completion:   |
|      |                    | 00h = OTP was programmed and verified successfully.   |
|      |                    | 01h = OTP programming failed.   |
| 03h  | SMB_OTP_PGM        | "Smart" OTP Programming mode  |
|      |                    | This programs the OTP configuration block automatically after the last programmed OTP record.   |
|      |                    | The hub will automatically generate and program the signature at the end of the OTP memory space in the next available memory space including the IDX signature, record checksum, start offset, and length. |
|      |                    | The LENGTH and DATA buffer must be initialized before issuing this command.   |
|      |                    | Status on completion:   |
|      |                    | 00h = OTP was programmed and verified successfully.   |
|      |                    | 01h = OTP programming failed.   |
| 05h  | SMB_OTP_BLANKCHECK | This verifies that the OTP is blank and has not been programmed. Status on completion:  |
|      |                    | 00h = PASS; OTP is blank and has not been programmed.   |
|      |                    | 01h = FAIL; OTP blank check failed.   |
| 06h  | SMB_OTP_RESET      | This resets the OTP core.   |
|      |                    | Status on completion:  • 00h = OTP_NO_ERROR   |
| 07h  | SMB_OTP_READ       | This command reads the number of bytes specified in the LENGTH field and stores them in data buffer. Status on completion:  |
|      |                    | O0h = OTP data was read successfully.   |
|      |                    | 01h = OTP read failed.  |

#### 6.3.4 STEPS FOR PROGRAMMING OTP USING SMBUS

- 1. Write the OTP memory structure.
- 2. Send the Execute OTP command.
- 3. Read SMBusOTPResult.

#### **EXAMPLE 6-3:** SMBUS OTP "SMART" PROGRAMMING

The "Smart" OTP programming method allows an OTP configuration block to be programmed into the OTP with knowledge of the required memory offset within the OTP and without the manual generation and programming of the Configuration Index signature. In "Smart" OTP Programming mode, the hub automatically places the Configuration data into the next available memory space, and generates/programs the correct Configuration Index signature.

This example changes the PID LSB at BF803002h to 34h, and the PID MSB at BF803003h to 12h.

The OTP configuration data for this is 80 BF 80 30 02 02 34 12 FF.

## **Write OTP Memory Structure**

- 1. Write 86, C7, O1, E0 to BF80 0B00h: 00 00 0A 00 04 BF 80 0B 00 86 C8 00 E0
- 2. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 3. Resume HFC Operation: 00 00 07 00 01 BF 80 2C 02 C2
- 4. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 5. Write OTP Patch to Data Area at BF90\_7000h: 5A 00 00 0F 00 09 BF 90 70 00 80 BF 80 30 02 02 34 12 FF
- 6. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 7. Write OTP "03" to BFD2\_2100 to indicate "Smart OTP" programming to program to next available OTP space: 00 00 07 00 01 BF D2 21 00 03
- 8. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 9. Write OTP patch length (09h) to BFD2\_2103h: 00 00 08 00 02 BF D2 21 03 00 09
- 10. Write SMBus Configuration Register Access Command: 5A 99 37 00

#### Send the Execute OTP Command

11. Write to SMBus: 5A 99 33 00

#### Read SMBus OTP Result Register

- 12. Set the command block for status read at BFD2 3419h: 5A 00 00 06 01 01 BF D2 34 19
- 13. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 14. Read Data: 5A 00 06 5B 08 XX

**Note:** xx is the status returned: 00 = Pass.

# **EXAMPLE 6-4:** SMBUS OTP "RAW" PROGRAMMING (ADVANCED)

The Raw OTP Programming method allows any byte or block of bytes to be programmed within the hub OTP memory. Generally, when programming typical configuration memory blocks, the standard OTP programming method should be used.

The Raw OTP Programing feature can be used to intentionally corrupt a previously programmed configuration block's CheckSum byte in the Configuration Index signature. Doing this prevents the configuration block from being loaded. This technique can be used to recover a hub that was rendered non-functional by an incorrectly formatted configuration data block.

For example, if the CheckSum byte of the configuration block that needs to be prevented from being loaded is located at memory offset 1FEBh (meaning, it was the third configuration block to be programmed into the hub's OTP memory), then the following commands can be followed to overwrite that byte with an FFh to intentionally corrupt that byte.

#### **Write OTP Memory Structure**

- 1. Write 86, C7, O1, E0 to BF80\_0B00h: 00 00 0A 00 04 BF 80 0B 00 86 C8 00 E0
- 2. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 3. Resume HFC Operation: 00 00 07 00 01 BF 80 2C 02 C2
- 4. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 5. Write OTP Patch to Data Area at BF90\_7000h: 5A 00 00 07 00 01 BF 90 70 00 FF
- 6. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 7. Write OTP "00" to BFD2\_2100 to indicate "Smart OTP" programming to program to next available OTP space: 00 00 07 00 01 BF D2 21 00 00
- 8. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 9. Write OTP patch memory offset (1FEBh) to BFD2\_2101h to overwrite the data payload (FFh) to the third Configuration Index signature location: 00 00 08 00 02 BF D2 21 01 1F FE
- 10. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 11. Write OTP patch length (01h) to BFD2\_2103h: 00 00 08 00 02 BF D2 21 03 00 01
- 12. Write SMBus Configuration Register Access Command: 5A 99 37 00

## **Send the Execute OTP Command**

13. Write to SMBus: 5A 99 33 00

#### Read SMBus OTP Result Register

- 14. Set the command block for status read at BFD2 3419h: 5A 00 00 06 01 01 BF D2 34 19
- 15. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 16. Read Data: 5A 00 06 5B 08 XX

### **EXAMPLE 6-5:** SMBUS OTP READ

The OTP memory of the hub can be read via SMBus in its entirety or in selected chunks.

The following example shows how to read back the entire OTP memory.

### **General Setup**

- 1. Set up CLK\_CTL\_REG BF80\_0B00h: 5A 00 00 0A 00 04 BF 80 0B 00 86 C8 00 E0
- 2. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 3. Start-up HFC Execution, Length at BF80 2CC2h: 5A 00 00 07 00 01 BF 80 2C 02 C2
- 4. Write SMBus Configuration Register Access Command: 5A 99 37 00

# Configure for Read-back of first 4 kB of OTP Memory Space

- 5. Configure to take the first 4 kB of OTP memory and dump to BF90\_7000h space: 5A 00 00 0B 00 05 BF D2 21 00 07 00 00 10 00
- 6. Write SMBus Configuration Register Access Command: 5A 99 37 00

#### Send the Execute OTP Command

7. Write to SMBus: 5A 99 33 00

### Read SMBus OTP Result Register

- 8. Set the command block for status read at BFD2\_3419h: 5A 00 00 06 01 08 BF D2 34 19
- 9. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 10. Read Data: 5A 00 06 5B 06 XX

**Note:** xx is the status returned: 00 = Pass.

# Read Back first 4 of OTP Memory

- 11. Set the command block for read-back of first 128 chunk of OTP starting from BF90\_7000h: 5A 00 00 06 01 80 BF 90 70 00
- 12. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 13. Read Data: 5A 00 06 5B 08  $XX_0$   $XX_{127}$

**Note:**  $XX_0 - XX_{127}$  is returned 128 of OTP memory

- 14. Set the command block for read-back next 128 chunk of OTP starting from BF90\_7080h: 5A 00 00 06 01 80 BF 90 70 80
- 15. Write SMBus Configuration Register Access Command: 5A 99 37 00
- 16. Read Data: 5A 00 06 5B 06  $XX_{128}$   $XX_{255}$

 $XX_{128}$  -  $XX_{255}$  is returned 128 of OTP memory

- 17. Set the command block for read-back next 128 chunk of OTP starting from BF90\_7100h: 5A 00 00 06 01 80 BF 90 71 00
- 18. Write SMBus Configuration Register Access Command: 5A 99 37 00
- **19**. **Read Data**: 5A 00 06 5B 06 XX<sub>256</sub> XX<sub>383</sub>

 ${\it XX}_{\it 256}$  -  ${\it XX}_{\it 383}$  is returned 128 of OTP memory

20. Continue until the first 4 of OTP memory is retrieved.

# Configure for read-back of second 4 kB of OTP memory space

- **21.** Configure to take the second 4 kB of OTP memory and dump to BF90\_7000h space: 5A 00 00 0B 00 05 BF D2 21 00 07 10 00 10 00
- 22. Write SMBus Configuration Register Access Command: 5A 99 37 00

#### Send the Execute OTP Command

23. Write to SMBus: 5A 99 33 00

#### Read Back second 4 kB of OTP Memory

- 24. Set the command block for read-back next 128 kB chunk of OTP starting from BF90\_7100h: 5A 00 00 06 01 80 BF 90 70 00
- 25. Write SMBus Configuration Register Access Command: 5A 99 37 00
- **26**. Read Data: 5A 00 06 5B 06 XX<sub>4,096</sub> XX<sub>4,223</sub>
- $XX_{4.096}$   $XX_{4.223}$  is returned 128 kB of OTP memory
- 27. Continue until the second 4 kB of OTP memory is retrieved.

# 6.4 OTP Configuration via USB

The following are the steps to configure OTP via USB:

- 1. Read OTP Setup Transaction
- 2. Set OTP Program Code
- 3. Program OTP Transaction to Program OTP Configuration Data to OTP
- 4. Get Status OTP Transaction

#### 6.4.1 READ OTP SETUP TRANSACTION

To program OTP via USB, the entire OTP memory contents must be read to obtain the correct memory offset location for the OTP configuration block and the signature. Refer to the Section 6.1, OTP Memory Organization for the OTP memory organization.

The new configuration block should be programmed to the next byte following the end of the most recently programmed configuration block (Configuration Command blocks work forward from the beginning of the OTP memory space). The new Configuration Index signature should begin 8 bytes before the start of the most recently programmed Configuration Index signatures are added backwards from the end of the memory space.)

Note:

Two to four bytes at the very beginning of the OTP memory are left intentionally blank at the time of production. The MPLAB Connect Configurator tool uses these bytes to keep track of the number of times the tool has been used to update the OTP memory. When programming OTP via USB manually, these bits may be optionally used to keep track of the number of additional times the hub OTP memory has been programmed. The hub FW does not actually use these bytes for any purpose.

Issue this command to read the OTP memory.

**TABLE 250: OTP READ SETUP PACKET** 

| Setup Packet  | Value       | Description   |
|---------------|-------------|---|
| bmRequestType | 0xC1        | Device-to-host to data transfer, using vendor-specific command, targeting interface |
| bRequest      | 0x01        | CMD_OTP_READ  |
| wValue        | OTP_ADRESS  | Address of the OTP ROM to be read   |
| wIndex        | 0x00        | Reserved  |
| wLength       | Data Length | Length of data to be read   |

Command phase: Receives the setup packet with the parameters specified above.

Data phase: Sends the data bytes of length wLength from address wValue.

## Status phase:

- · STALL on read error
- · ACK on successful completion of command

#### 6.4.2 SET OTP PROGRAM CODE

The OTP memory can be programmed by either the PROGRAM command or the PROGRAMVERIFY command. CMD\_OTP\_SET\_PROGRAM\_MODE selects the internal command that the ROM will issue to the OTP during subsequent CMD\_OTP\_PROGRAM commands.

The default mode in the ROM is PROGRAMVERIFY (without requiring the Set OTP Program Mode command to be issued always).

TABLE 251: SET OTP PROGRAM MODE SETUP PACKET

| Setup Packet  | Value                 | Description   |
|---------------|-----------------------|---|
| bmRequestType | 0x41                  | Host-to-device to data transfer, using vendor-specific command, targeting interface   |
| bRequest      | 0xF1                  | CMD_OTP_SET_PROGRAM_MODE  |
| wValue        | Programming<br>Option | Indicates if the future CMD_OTP_PROGRAM commands will issue the PROGRAMVERIFY or PROGRAM command  • 0x01 - PGMVFY  • 0x02 - PROGRAM |
| wIndex        | 0x0000                | Reserved  |
| wLength       | Data Length           | No Data Command   |

Command phase: Receives the setup packet as specified in the table.

## Status phase:

ACK - On successful completion of the command

## 6.4.3 PROGRAM OTP TRANSACTION TO PROGRAM OTP CONFIGURATION DATA TO OTP

#### Method 1: Program the entire 8 kB in a single step.

This method allows the OTP to be updated with a signal program command, but requires transferring 8 kB to the hub before sending the program command.

To simplify the update process, it is recommended to first read back the entire 8 kB OTP memory space, insert the new Configuration data block and index signature to the read back file, and transfer the entire amended 8 kB back to the hub. Overwriting previously written to bytes with the same redundant data is supported and will have no negative effect.

With this method, OTP\_ADDRESS is always 0x000, and wLength is always 0x1FFF.

# Method 2: Program only the new configuration data block and signature index in two separate programming steps.

This method allows the hub OTP to be updated with the minimum amount of data transfer possible, but requires two separate program commands to achieve.

An alternate method is to perform an OTP memory dump, locate the offset of the configuration data block, and program only the new configuration block to the proper memory offset. Then, in a separate programming step, add the new configuration index signature to the correct memory offset.

An optional read-back step can be performed to ensure the data is correctly stored.

TABLE 252: OTP PROGRAM SETUP PACKET

| Setup Pkt     | Value       | Description  |
|---------------|-------------|--|
| bmRequestType | 0x41        | Host-to-device data transfer, using vendor-specific command, targeting interface |
| bRequest      | 0x00        | CMD_OTP_PROGRAM  |
| wValue        | OTP_ADDRESS | Address of the OTP memory for the Configuration Data block to be written         |
| wIndex        | 0x00        | Reserved   |
| wLength       | Data Length | Length of data to be written   |

Command phase: Receives the setup packet with the parameters specified above.

Data phase: Receives the data bytes of length wLength and programs the OTP accordingly.

# Status phase:

- · STALL on programming error
- · ACK on successful completion of programming

Use CMD OTP GET STATUS to get the status for more information on the failure.

**Note:** Programming OTP via USB requires that a valid signature at the end of OTP is also manually generated and programmed to the correct memory location. There is no automated signature generation option when programming OTP via USB.

#### 6.4.4 GET STATUS OTP TRANSACTION

To ensure the previous Configuration block was programmed to OTP successfully, issue this command to get the OTP status.

**TABLE 253: OTP GET STATUS SETUP PACKET** 

| Setup Packet  | Value  | Description   |
|---------------|--------|---|
| bmRequestType | 0xC1   | Device-to-host to data transfer, using vendor-specific command, targeting interface |
| bRequest      | 0x02   | CMD_OTP_GET_STATUS  |
| wValue        | 0x0000 | Address of the OTP ROM to be read   |
| wIndex        | 0x0000 | Reserved  |
| wLength       | 0x01   | One byte status to be returned  |

Command phase: Receives the setup packet with the parameters specified above.

Data phase: Sends the status byte.

# Status phase:

- · STALL on read error
- · ACK on successful completion of command

The status code returned is shown in Table 254.

# **TABLE 254: OTP STATUS CODES**

| Status Code | Description                   |
|-------------|-------------------------------|
| 0x00        | Command successful completion |
| 0x01        | Generic error                 |

# **EXAMPLE 6-6: OTP PROGRAMMING EXAMPLE**

An OTP patch is generated to change the value of register  $0xBF80\_3000 = 0x34$  and  $0xBF80\_3001 = 0x12$ , such that the VID is changed to 0x1234.

The OTP contents for this patch would be:

80 BF 80 30 00 FE 00 02 34 12 FF

Step 1: An OTP memory read-back is performed, and the following data is returned:

FIGURE 4: EXAMPLE RETURNED OTP READ

|       | 0h  | 1h    | 2h  | 3h  | 4h  | 5h  | 6h  | 7h   | 8h     | 9h   | Ah  | Bh  | Ch  | Dh  | Eh  | Fh  |
|-------|-----|-------|-----|-----|-----|-----|-----|------|--------|------|-----|-----|-----|-----|-----|-----|
| 0000h |     |       |     |     |     |     |     | OTP  | Flags  |      |     |     |     |     |     |     |
| 0010h | ОТР | Flags | 80  | BF  | CF  | 80  | 8E  | 10   | 00     | 00   | 00  | 00  | 00  | 00  | 00  | 0B  |
| 0020h | 12  | 1A    | 04  | 03  | 01  | 02  | 80  | BF   | D2     | 2E   | 1A  | 10  | 00  | 00  | 00  | 00  |
| 0030h | 00  | 00    | 00  | 0B  | 24  | 0B  | 12  | 1A   | 04     | 03   | 01  | 02  | FFh | 00h | 00h | 00h |
| 0040h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 0050h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
|       | 00h | 00h   | 00h | 00h | 00h |     |     | Blaı | nk Men | nory |     |     | 00h | 00h | 00h | 00h |
|       | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FC0h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FD0h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FE0h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FF0h | 00h | 00h   | 00h | 00h | 00h | 00h | 00h | 00h  | 49h    | 44h  | 58h | D8h | 00h | 12h | 00h | 2Dh |
|       |     |       | •   |     |     |     |     | •    |        |      |     |     |     |     |     |     |

Step 2: The Configuration Data should be placed as shown in orange in Figure 5 at memory offset 003Dh - 0047h.

The Configuration Index signature should be placed in the next available signature location as shown in orange in Figure 5 at memory offset 1FF0h-1FF7h.

FIGURE 5: OTP MEMORY WITH NEW CONFIGURATION DATA INSERTED

|       | 0h  | 1h        | 2h  | 3h  | 4h  | 5h  | 6h                              | 7h   | 8h     | 9h   | Ah  | Bh  | Ch  | Dh  | Eh  | Fh  |
|-------|-----|-----------|-----|-----|-----|-----|---------------------------------|------|--------|------|-----|-----|-----|-----|-----|-----|
| 0000h |     | OTP Flags |     |     |     |     |                                 |      |        |      |     |     |     |     |     |     |
| 0010h | ОТР | Flags     | 80  | BF  | CF  | 80  | 80 8E 10 00 00 00 00 00 00 00 0 |      |        |      |     |     |     |     |     |     |
| 0020h | 12  | 1A        | 04  | 03  | 01  | 02  | 80                              | BF   | D2     | 2E   | 1A  | 10  | 00  | 00  | 00  | 00  |
| 0030h | 00  | 00        | 00  | 0B  | 24  | 0B  | 12                              | 1A   | 04     | 03   | 01  | 02  | FFh | 80h | BFh | 80h |
| 0040h | 30h | 00h       | Feh | 00h | 02h | 34h | 12h                             | FFh  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 0050h | 00h | 00h       | 00h | 00h | 00h | 00h | 00h                             | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
|       | 00h | 00h       | 00h | 00h | 00h |     |                                 | Blaı | nk Men | nory |     |     | 00h | 00h | 00h | 00h |
|       | 00h | 00h       | 00h | 00h | 00h | 00h | 00h                             | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FC0h | 00h | 00h       | 00h | 00h | 00h | 00h | 00h                             | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FD0h | 00h | 00h       | 00h | 00h | 00h | 00h | 00h                             | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FE0h | 00h | 00h       | 00h | 00h | 00h | 00h | 00h                             | 00h  | 00h    | 00h  | 00h | 00h | 00h | 00h | 00h | 00h |
| 1FF0h | 49h | 44h       | 58h | AAh | 00h | 3Dh | 00h                             | 0Bh  | 49h    | 44h  | 58h | D8h | 00h | 12h | 00h | 2Dh |
|       |     |           |     |     |     |     |                                 |      |        |      |     |     |     |     |     |     |

The signature data is generated based upon the data contents, a checksum, the location that it is placed within the OTP memory, and the length. The signature for this example is shown in Figure 6.

# FIGURE 6: EXAMPLE CONFIGURATION INDEX

| BYTE        | 1     | 2          | 3          | 4        | 5      | 6     | 7          | 8   |  |
|-------------|-------|------------|------------|----------|--------|-------|------------|-----|--|
| Description |       | Signature  |            | Checksum | CFG AD | DRESS | CFG LENGTH |     |  |
| Contents    | (49h) | D<br>(44h) | X<br>(58h) | AAh      | 00h    | 3Dh   | 00h        | 0Bh |  |

**Step 3:** Send the CMD\_OTP\_PROGRAM command with the 8 kB of amended OTP data as the data payload for the USB transaction.

**Step 4:** Verify that programming was successful by sending CMD\_OTP\_GET\_STATUS and verifying that the returned payload is 0x00.

Step 5: Perform another OTP memory read to confirm programming was successful.

### **EXAMPLE 6-7: USB MEMORY WRITE**


This example changes the PID at location BF80\_3002h.

1. **Memory Write SETUP Phase Transaction:** The USB host sends the SETUP packet Table 255 and Figure 7 to the Hub Feature Controller at Endpoint 0.

**TABLE 255: MEMORY WRITE SETUP PACKET** 


| Setup Packet  | Value  | Description  |
|---------------|--------|--|
| bmRequestType | 0x40   | Host-to-device data transfer, vendor class                         |
| bRequest      | 0x03   | CMD_MEMORY_WRITE   |
| wValue        | 0x3002 | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | 0xBF80 | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | 0x0002 | Length of data to be written.                                      |

#### FIGURE 7: MEMORY WRITE SETUP TRANSACTION




2. Memory Write Data Phase OUT Transaction: The USB host sends two data bytes to set BF803002 = 5678h.

#### FIGURE 8: MEMORY WRITE OUT TRANSACTION



3. **Memory Write Status Phase IN Transaction:** The USB host sends an IN packet to complete the transfer. The Hub Feature Controller responds with a zero length data packet.

FIGURE 9: MEMORY WRITE IN TRANSACTION



#### **EXAMPLE 6-8: USB MEMORY READ**


This example reads the PID at location BF80\_3002h.

1. **Memory Read SETUP Phase Transaction:** The USB host sends the SETUP packet below to the Hub Feature Controller at Endpoint 0.


**TABLE 256: READ SETUP PACKET** 

| Setup Packet  | Value  | Description  |
|---------------|--------|--|
| bmRequestType | 0xC0   | Device-to-host data transfer, vendor class                         |
| bRequest      | 0x04   | CMD_MEMORY_READ  |
| wValue        | 0x3002 | Lower 16 bits of the Target Memory Address in Little Endian Format |
| wIndex        | 0xBF80 | Upper 16 bits of the Target Memory Address in Little Endian Format |
| wLength       | 0x0002 | Length of data to read   |

FIGURE 10: MEMORY READ SETUP TRANSACTION




### FIGURE 11: MEMORY READ IN TRANSACTION



- Memory Read Data Phase IN Transaction: The USB host sends an IN packet to read the data. The Hub Feature Controller returns two bytes of data to complete the transfer. Data 5678h is read from location BF803002h.
- 3. **Memory Read Status Phase OUT Transaction:** The USB host sends an OUT packet to complete the transfer. The Hub Feature Controller responds with a zero-length data packet.

### FIGURE 12: MEMORY READ OUT TRANSACTION



# 7.0 HUB PRODUCT IDS

# 7.1 Hub Feature Controller (UDC0)

The Hub Feature Controller (UDC0) is enabled by default, thus reported as a non-removable device.

The Hub Feature Controller exposes different USB interfaces depending on the state of the configuration straps (CONFIG\_STRAPx pins), enabling the features relevant to the selected PFx pins. Exposing a different PID for different configurations is required so that the correct USB client drivers are loaded.

The base PID is maintained as 0x7040. However, the last nibble is maintained to reflect the enabled features as shown in Table 257, with bit 0 indicating the presence of  $I^2S$  HID, bit 1 indicating the presence of  $I^2S$  Audio, bit 2 indicating the presence of CDC, and bit 3 indicating the presence of Generic USB Device (WinUSB on Windows).

TABLE 257: HUB FUNCTION CONTROLLER (UDC0) PIDS

| WinUSB | CDC | I <sup>2</sup> S Audio | I <sup>2</sup> S HID | UDC0 Device Configuration   | PID   |
|--------|-----|------------------------|----------------------|---|-------|
| No     | No  | No                     | No                   | No interface present, will not enumerate  | NA    |
| No     | No  | No                     | Yes                  | Invalid   | NA    |
| No     | No  | Yes                    | No                   | I <sup>2</sup> S Audio  | 7042h |
| No     | No  | Yes                    | Yes                  | I <sup>2</sup> S Audio, I <sup>2</sup> S HID  | 7043h |
| No     | Yes | No                     | No                   | CDC Data, CDC Control   | 7044h |
| No     | Yes | No                     | Yes                  | Invalid   | NA    |
| No     | Yes | Yes                    | No                   | CDC Data, CDC Control, I <sup>2</sup> S Audio   | 7046h |
| No     | Yes | Yes                    | Yes                  | CDC Data, CDC Control, I <sup>2</sup> S Audio, I <sup>2</sup> S HID   | 7047h |
| Yes    | No  | No                     | No                   | Generic USB Device (WinUSB on Windows)  | 7040h |
| Yes    | No  | No                     | Yes                  | Invalid   | NA    |
| Yes    | No  | Yes                    | No                   | Generic USB Device (WinUSB on Windows)  | 704Ah |
| Yes    | No  | Yes                    | Yes                  | Generic USB Device (WinUSB on Windows), I <sup>2</sup> S Audio, I <sup>2</sup> S HID                        | 704Bh |
| Yes    | Yes | No                     | No                   | Generic USB Device (WinUSB on Windows), CDC Data, CDC Control   | 704Ch |
| Yes    | Yes | No                     | Yes                  | Invalid   | NA    |
| Yes    | Yes | Yes                    | No                   | Generic USB Device (WinUSB on Windows), CDC Data, CDC Control, I <sup>2</sup> S Audio                       | 704Eh |
| Yes    | Yes | Yes                    | Yes                  | Generic USB Device (WinUSB on Windows), CDC Data, CDC Control, I <sup>2</sup> S Audio, I <sup>2</sup> S HID | 704Fh |

# 7.2 Hub PID Selection

Table 258 shows the Primary Hub, Secondary Hub, UDC1, and UDC2 PIDs based on part number.

**TABLE 258: PID SELECTION OPTIONS** 

| Device  | Package | HUB PID | Multi-Host Endpoint<br>Reflector UDC1 PID<br>(Upstream Port Side) | Multi-Host Endpoint<br>Reflector UDC2 PID<br>(Downstream Port Side) |
|---------|---------|---------|---|---|
| USB7002 | QFN100  | 7002h   | 7010h   | 7020h   |
| USB7050 | QFN100  | 7050h   | 7010h   | 7020h   |
| USB7051 | QFN100  | 7051h   | 7010h   | 7020h   |
| USB7052 | QFN100  | 7052h   | 7010h   | 7020h   |
| USB7056 | QFN100  | 7056h   | 7010h   | 7020h   |

# 8.0 PHYSICAL AND LOGICAL PORT MAPPING

The USB7002/USB7006/USB7016/USB7050/USB7051/USB7052/USB7056 family of devices is based on a common architecture, but all have different modifications and/or pin bond outs to achieve the various device configurations.

The base chip is composed of a total of six USB3 PHYs and seven USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL port mapping.

The actual port numbering may be remapped by default in different ways on each product. This changes the way the ports are numbered from the USB host's perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may at times be relating to PHYSICAL mapping or LOG-ICAL mapping. Each individual configuration option that has a PHYSICAL or LOGICAL dependency is declared as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described on the respective device data sheet, and is also abbreviated in Table 259, Table 261, and Table 262.

Note: The device data sheets also include visual aids for describing the LOGICAL vs. PHYSICAL mapping.

A system design in schematics and layout is generally performed using the pinout from the device data sheet, which is assigned by the default LOGICAL mapping. Hence, it is necessary to cross-reference the PHYSICAL vs. LOGICAL look-up tables when determining the hub configuration.

**Note:** The MPLAB Connect tool makes configuration simple. The settings can be selected with respect to the LOGICAL port numbering, and the tool handles the necessary linking to the PHYSICAL port settings.

TABLE 259: USB7002 PHYSICAL VS. LOGICAL PORT MAPPING

| Device | Pin Name           |   | LOGI | CAL P | ort N | umbe | r | PHYSICAL Port Number |   |   |   |   |   |   |  |
|--------|--------------------|---|------|-------|-------|------|---|----------------------|---|---|---|---|---|---|--|
| Pin    | (as in Data Sheet) | 0 | 1    | 2     | 3     | 4    | 5 | 0                    | 1 | 2 | 3 | 4 | 5 | 6 |  |
| 5      | USB2DN_DP1         |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 6      | USB2DN_DM1         |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 7      | USB3DN_TXDP1A      |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 8      | USB3DN_TXDM1A      |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 10     | USB3DN_RXDP1A      |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 11     | USB3DN_RXDM1A      |   | Х    |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 14     | USB2DN_DP3         |   |      |       | Х     |      |   |                      |   | Х |   |   |   |   |  |
| 15     | USB2DN_DM3         |   |      |       | Х     |      |   |                      |   | Х |   |   |   |   |  |
| 16     | USB3DN_TXDP1B      |   | Х    |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 17     | USB3DN_TXDM1B      |   | Х    |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 19     | USB3DN_RXDP1B      |   | Х    |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 20     | USB3DN_RXDM1B      |   | Х    |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 29     | USB2DN_DP2         |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 30     | USB2DN_DM2         |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 31     | USB3DN_TXDP2A      |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 32     | USB3DN_TXDM2A      |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 34     | USB3DN_RXDP2A      |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 35     | USB3DN_RXDM2A      |   |      | Х     |       |      |   |                      |   |   | Х |   |   |   |  |
| 37     | USB2DN_DP4         |   |      |       |       | Х    |   |                      |   |   |   | Х |   |   |  |
| 38     | USB2DN_DM4         |   |      |       |       | Х    |   |                      |   |   |   | Х |   |   |  |
| 39     | USB3DN_TXDP2B      |   |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 40     | USB3DN_TXDM2B      |   |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |

TABLE 259: USB7002 PHYSICAL VS. LOGICAL PORT MAPPING (CONTINUED)

| Device | Pin Name           |   | LOGI | CAL P | ort N | umbe | r | PHYSICAL Port Number |   |   |   |   |   |   |  |
|--------|--------------------|---|------|-------|-------|------|---|----------------------|---|---|---|---|---|---|--|
| Pin    | (as in Data Sheet) | 0 | 1    | 2     | 3     | 4    | 5 | 0                    | 1 | 2 | 3 | 4 | 5 | 6 |  |
| 42     | USB3DN_RXDP2B      |   |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 43     | USB3DN_RXDM2B      |   |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 81     | USB3UP_TXDPB       | Х |      |       |       |      |   |                      |   |   |   |   | Х |   |  |
| 82     | USB3UP_TXDMB       | Х |      |       |       |      |   |                      |   |   |   |   | Х |   |  |
| 84     | USB3UP_RXDPB       | Х |      |       |       |      |   |                      |   |   |   |   | Х |   |  |
| 85     | USB3UP_RXDMB       | Х |      |       |       |      |   |                      |   |   |   |   | Х |   |  |
| 89     | USB2UP_DP          | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |
| 90     | USB2UP_DM          | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |
| 91     | USB3UP_TXDPA       | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |
| 92     | USB3UP_TXDMA       | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |
| 94     | USB3UP_RXDPA       | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |
| 95     | USB3UP_RXDMA       | Х |      |       |       |      |   | Х                    |   |   |   |   |   |   |  |

TABLE 260: USB7006 PHYSICAL VS. LOGICAL PORT MAPPING

| Device | Pin Name           |   | LOGICAL Port Number |   |   |   |   |   |   |   | PHYSICAL Port Number |   |   |   |   |  |  |  |  |
|--------|--------------------|---|---------------------|---|---|---|---|---|---|---|----------------------|---|---|---|---|--|--|--|--|
| Pin    | (as in Data Sheet) | 0 | 1                   | 2 | 3 | 4 | 5 | 6 | 0 | 1 | 2                    | 3 | 4 | 5 | 6 |  |  |  |  |
| 5      | USB2DN_DP1         |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 6      | USB2DN_DM1         |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 7      | USB3DN_TXDP1       |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 8      | USB3DN_TXDM1       |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 10     | USB3DN_RXDP1       |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 11     | USB3DN_RXDM1       |   | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |  |  |  |  |
| 14     | USB2DN_DP5         |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 15     | USB2DN_DM5         |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 16     | USB3DN_TXDP2       |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 17     | USB3DN_TXDM2       |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 19     | USB3DN_RXDP2       |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 20     | USB3DN_RXDM2       |   |                     | Х |   |   |   |   |   |   | Х                    |   |   |   |   |  |  |  |  |
| 27     | USB2DN_DP3         |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 28     | USB2DN_DM3         |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 29     | USB3DN_TXDP3       |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 30     | USB3DN_TXDM3       |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 32     | USB3DN_RXDP3       |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 33     | USB3DN_RXDM3       |   |                     |   | Х |   |   |   |   |   |                      | Х |   |   |   |  |  |  |  |
| 34     | USB2DN_DP4         |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 35     | USB2DN_DM4         |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 36     | USB3DN_TXDP4       |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 37     | USB3DN_TXDM4       |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 39     | USB3DN_RXDP4       |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 40     | USB3DN_RXDM4       |   |                     |   |   | Х |   |   |   |   |                      |   | Х |   |   |  |  |  |  |
| 41     | USB2DN_DP6         |   |                     |   |   |   |   | Х |   |   |                      |   |   |   | Х |  |  |  |  |

TABLE 260: USB7006 PHYSICAL VS. LOGICAL PORT MAPPING (CONTINUED)

| Device Pin Name |                    |   | LO | GICAI | L Por | t Nun | ber | PHYSICAL Port Number |   |   |   |   |   |   |   |
|-----------------|--------------------|---|----|-------|-------|-------|-----|----------------------|---|---|---|---|---|---|---|
| Pin             | (as in Data Sheet) | 0 | 1  | 2     | 3     | 4     | 5   | 6                    | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 42              | USB2DN_DM6         |   |    |       |       |       |     | Х                    |   |   |   |   |   |   | Х |
| 81              | USB2DN_DP5         |   |    |       |       |       | Х   |                      |   |   |   |   |   | Х |   |
| 82              | USB2DN_DM5         |   |    |       |       |       | Х   |                      |   |   |   |   |   | Х |   |
| 83              | USB3DN_TXDM5       |   |    |       |       |       | Х   |                      |   |   |   |   |   | Х |   |
| 84              | USB3DN_TXDP5       |   |    |       |       |       | Х   |                      |   |   |   |   |   | Χ |   |
| 86              | USB3DN_RXDM5       |   |    |       |       |       | Х   |                      |   |   |   |   |   | Х |   |
| 87              | USB3DN_RXDP5       |   |    |       |       |       | Х   |                      |   |   |   |   |   | Х |   |
| 89              | USB2UP_DP          | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |
| 90              | USB2UP_DM          | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |
| 91              | USB3UP_TXDP        | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |
| 92              | USB3UP_TXDM        | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |
| 94              | USB3UP_RXDP        | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |
| 95              | USB3UP_RXDM        | Х |    |       |       |       |     |                      | Х |   |   |   |   |   |   |

TABLE 261: USB7250, USB7251, USB7252, USB7052N PHYSICAL VS. LOGICAL PORT MAPPING

| Device | Pin Name           | LC | GICA | L Port | Numl | oer | PHYSICAL Port Number |   |   |   |   |   |   |  |  |
|--------|--------------------|----|------|--------|------|-----|----------------------|---|---|---|---|---|---|--|--|
| Pin    | (as in Data Sheet) | 0  | 1    | 2      | 3    | 4   | 0                    | 1 | 2 | 3 | 4 | 5 | 6 |  |  |
| 5      | USB2DN_DP1         |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 6      | USB2DN_DM1         |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 7      | USB3DN_TXDP1A      |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 8      | USB3DN_TXDM1A      |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 10     | USB3DN_RXDP1A      |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 11     | USB3DN_RXDM1A      |    | Х    |        |      |     |                      | Х |   |   |   |   |   |  |  |
| 14     | USB2DN_DP4         |    |      |        |      | Х   |                      |   | Х |   |   |   |   |  |  |
| 15     | USB2DN_DM4         |    |      |        |      | Х   |                      |   | Х |   |   |   |   |  |  |
| 16     | USB3DN_TXDP1B      |    | Х    |        |      |     |                      |   | Х |   |   |   |   |  |  |
| 17     | USB3DN_TXDM1B      |    | Х    |        |      |     |                      |   | Х |   |   |   |   |  |  |
| 19     | USB3DN_RXDP1B      |    | Х    |        |      |     |                      |   | Х |   |   |   |   |  |  |
| 20     | USB3DN_RXDM1B      |    | Х    |        |      |     |                      |   | Х |   |   |   |   |  |  |
| 29     | USB2DN_DP2         |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 30     | USB2DN_DM2         |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 31     | USB3DN_TXDP2A      |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 32     | USB3DN_TXDM2A      |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 34     | USB3DN_RXDP2A      |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 35     | USB3DN_RXDM2A      |    |      | Х      |      |     |                      |   |   | Х |   |   |   |  |  |
| 37     | USB3DN_TXDP2B      |    |      | Х      |      |     |                      |   |   |   | Х |   |   |  |  |
| 38     | USB3DN_TXDM2B      |    |      | Х      |      |     |                      |   |   |   | Х |   |   |  |  |
| 40     | USB3DN_RXDP2B      |    |      | Х      |      |     |                      |   |   |   | Х |   |   |  |  |
| 41     | USB3DN_RXDM2B      |    |      | Х      |      |     |                      |   |   |   | Х |   |   |  |  |
| 81     | USB2DN_DP3         |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |
| 82     | USB2DN_DM3         |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |
| 83     | USB3DN_TXDM3       |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |

TABLE 261: USB7250, USB7251, USB7252, USB7052N PHYSICAL VS. LOGICAL PORT MAPPING

| Device | Pin Name           | LC | GICA | L Port | Numb | oer | PHYSICAL Port Number |   |   |   |   |   |   |  |  |
|--------|--------------------|----|------|--------|------|-----|----------------------|---|---|---|---|---|---|--|--|
| Pin    | (as in Data Sheet) | 0  | 1    | 2      | 3    | 4   | 0                    | 1 | 2 | 3 | 4 | 5 | 6 |  |  |
| 84     | USB3DN_TXDP3       |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |
| 86     | USB3DN_RXDM3       |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |
| 87     | USB3DN_RXDP3       |    |      |        | Х    |     |                      |   |   |   |   | Х |   |  |  |
| 89     | USB2UP_DP          | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |
| 90     | USB2UP_DM          | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |
| 91     | USB3UP_TXDP        | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |
| 92     | USB3UP_TXDM        | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |
| 94     | USB3UP_RXDP        | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |
| 95     | USB3UP_RXDM        | Х  |      |        |      |     | Х                    |   |   |   |   |   |   |  |  |

TABLE 262: USB7016 AND USB7056 PHYSICAL VS. LOGICAL PORT MAPPING

| Device | Pin Name           |   | LO | GICA | L Por | t Nun | nber |   | PHYSICAL Port Number |   |   |   |   |   |   |  |
|--------|--------------------|---|----|------|-------|-------|------|---|----------------------|---|---|---|---|---|---|--|
| Pin    | (as in Data Sheet) | 0 | 1  | 2    | 3     | 4     | 5    | 6 | 0                    | 1 | 2 | 3 | 4 | 5 | 6 |  |
| 5      | USB2DN_DP1         |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 6      | USB2DN_DM1         |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 7      | USB3DN_TXDP1A      |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 8      | USB3DN_TXDM1A      |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 10     | USB3DN_RXDP1A      |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 11     | USB3DN_RXDM1A      |   | Х  |      |       |       |      |   |                      | Х |   |   |   |   |   |  |
| 14     | USB2DN_DP5         |   |    |      |       |       | Х    |   |                      |   | Х |   |   |   |   |  |
| 15     | USB2DN_DM5         |   |    |      |       |       | Х    |   |                      |   | Х |   |   |   |   |  |
| 16     | USB3DN_TXDP1B      |   | Х  |      |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 17     | USB3DN_TXDM1B      |   | Х  |      |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 19     | USB3DN_RXDP1B      |   | Х  |      |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 20     | USB3DN_RXDM1B      |   | Х  |      |       |       |      |   |                      |   | Х |   |   |   |   |  |
| 27     | USB2DN_DP2         |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 28     | USB2DN_DM2         |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 29     | USB3DN_TXDP2       |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 30     | USB3DN_TXDM2       |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 32     | USB3DN_RXDP2       |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 33     | USB3DN_RXDM2       |   |    | Х    |       |       |      |   |                      |   |   | Х |   |   |   |  |
| 34     | USB2DN_DP3         |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 35     | USB2DN_DM3         |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 36     | USB3DN_TXDP3       |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 37     | USB3DN_TXDM3       |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 39     | USB3DN_RXDP3       |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 40     | USB3DN_RXDM3       |   |    |      | Х     |       |      |   |                      |   |   |   | Х |   |   |  |
| 41     | USB2DN_DP6         |   |    |      |       |       |      | Х |                      |   |   |   |   |   | Х |  |
| 42     | USB2DN_DM6         |   |    |      |       |       |      | Х |                      |   |   |   |   |   | Χ |  |
| 81     | USB2DN_DP4         |   |    |      |       | Х     |      |   |                      |   |   |   |   | Х |   |  |
| 82     | USB2DN_DM4         |   |    |      |       | Х     |      |   |                      |   |   |   |   | Х |   |  |
| 83     | USB3DN_TXDM4       |   |    |      |       | Х     |      |   |                      |   |   |   |   | Х |   |  |

# **AN2810**

# TABLE 262: USB7016 AND USB7056 PHYSICAL VS. LOGICAL PORT MAPPING (CONTINUED)

| Device | Pin Name           | LOGICAL Port Number |   |   |   |   |   |   |   | PHYSICAL Port Number |   |   |   |   |   |  |  |
|--------|--------------------|---------------------|---|---|---|---|---|---|---|----------------------|---|---|---|---|---|--|--|
| Pin    | (as in Data Sheet) | 0                   | 1 | 2 | 3 | 4 | 5 | 6 | 0 | 1                    | 2 | 3 | 4 | 5 | 6 |  |  |
| 84     | USB3DN_TXDP4       |                     |   |   |   | Х |   |   |   |                      |   |   |   | Х |   |  |  |
| 86     | USB3DN_RXDM4       |                     |   |   |   | Х |   |   |   |                      |   |   |   | Х |   |  |  |
| 87     | USB3DN_RXDP4       |                     |   |   |   | Х |   |   |   |                      |   |   |   | Х |   |  |  |
| 89     | USB2UP_DP          | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |   |  |  |
| 90     | USB2UP_DM          | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |   |  |  |
| 91     | USB3UP_TXDP        | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |   |  |  |
| 92     | USB3UP_TXDM        | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |   |  |  |
| 94     | USB3UP_RXDP        | Х                   |   |   |   |   |   |   | Х |                      |   |   |   |   |   |  |  |
| 95     | USB3UP_RXDM        | Х                   |   |   |   |   |   |   | Χ |                      |   |   |   |   |   |  |  |

# APPENDIX A: APPLICATION NOTE REVISION HISTORY

**TABLE A-1: REVISION HISTORY** 

| Revision Level & Date     | Section/Figure/Entry   | Correction  |
|---------------------------|--|---|
| DS00002810C<br>(01-31-22) | Throughout the document  | Added reference to new device options USB7006, USB7016, and USB7052   |
|                           |  | Made minor formatting and text changes  |
|                           |  | Added registers BF80_3840 through BF80_3874h  |
|                           | Section 3.0, "Register Map"                                      | Corrected register addresses for all registers listed in Table 2 (USB3 Hub Descriptors) as well as new base address option for this configuration register block. |
|                           |  | Added registers BFD2_2864h through 28FCh  |
| DS00002810B<br>(07-02-19) | Section 3.0, "Register Map"                                      | Added details to all registers that relate to port numbers to specify whether the settings are made relative to PHYSICAL or LOGICAL port numbering.               |
|                           |  | Added registers in the BFCF_0000h memory offset range, which include USB3 hub descriptors.  |
|                           |  | Added USB3 PHYTX Margin and Pre-Driver registers.   |
|                           |  | Added USB3 LTSSM status registers.  |
|                           |  | Added missing PHYBoost and VariSense registers for USB2 Port 6.   |
|                           |  | Corrected the register offset value in Table 6 through Table 12.  |
|                           | Section 4.3, "Special Commands" and Section 4.5, "SMBus Runtime" | Added information about the requirements for SMBus access during runtime.   |
|                           | Section 5.0, "USB Runtime<br>Memory Access"                      | Added the section.  |
|                           | Section 6.0, "OTP Configuration"                                 | Added information about OTP memory product SKU byte information and corrected Figure 2. Corrected programming counter OTP byte offset.                            |
|                           | Section 8.0, "Physical and Logical Port Mapping"                 | Added the section.  |
| DS00002810A<br>(10-23-18) | Initial release  |   |

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that
  we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously
  improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9716-5

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820