

VLSI
PROGRAMMABLE BINARY TREE COMPUTATION
CHIP NAME: PBTCKS

Samir Silbak¹ and Manasa Kasula²

¹silbaksr@mail.uc.edu

²kasulama@mail.uc.edu

¹(513) 207-0687

²(847) 612-7364

November 4, 2013

Contents

| | | |
|-----------|---|-----------|
| 1 | Pinout Diagram | 6 |
| 1.1 | Pinout Description | 7 |
| 2 | Explanation of Chip Function | 8 |
| 2.1 | Configuration of Chip | 8 |
| 3 | Inclusion and Explanation of the Test Mode | 9 |
| 4 | Major Design Decisions | 9 |
| 5 | Block Diagrams | 10 |
| 5.1 | Top Level Diagram | 10 |
| 5.2 | Bit Slice Design Scheme | 11 |
| 5.3 | Top Level Test Mode Diagram | 11 |
| 6 | VHDL Models with Test Mode | 13 |
| 6.1 | Top Level Module | 13 |
| 6.2 | Slice Modules | 15 |
| 6.2.1 | LUT | 15 |
| 6.2.2 | Shift Register | 16 |
| 6.3 | Gates | 17 |
| 6.3.1 | D-Flip Flop | 17 |
| 6.3.2 | 2:1 Multiplexer | 17 |
| 6.4 | VHDL Test Benches | 18 |
| 7 | VHDL Waveform Plots and Results | 21 |
| 8 | Work Division | 24 |
| 9 | Magic Layouts | 25 |
| 9.1 | LUT Slice Layout | 25 |
| 9.2 | Shift Slice Layout | 25 |
| 10 | IRSIM Simulations | 26 |
| 10.1 | Bit Slice Simulations | 26 |
| 11 | Gate Level Simulations | 28 |
| 12 | HSpice Simulations | 29 |
| 12.1 | Bit Slice Simulations | 29 |
| 12.2 | Gate Level Simulations | 31 |
| 13 | VHDL Modules with Delay | 33 |
| 13.1 | VHDL Test Bench Modules with Delay | 37 |
| 13.2 | VHDL Gate Modules with Delay | 40 |
| 14 | VHDL Modules Delay Waveforms | 41 |
| 15 | Floor Plan | 44 |
| 16 | Major Design Decisions | 44 |

17 Work Division

45

List of Figures

| | | |
|----|--|----|
| 1 | Pinout Diagram of the PBTCKS Chip | 6 |
| 2 | Cycle Timing Diagram for LUT Shift Register | 8 |
| 3 | Cycle Timing Diagram for P Input Shift Register | 8 |
| 4 | Hierarchical Design in Logisim | 10 |
| 5 | Top Level Diagram (8 Inputs, 28-bit slice) | 10 |
| 6 | LUT Slice in Logisim | 11 |
| 7 | Hierarchical Test Design in Logisim | 11 |
| 8 | Top Level Test Mode Diagram (8 Inputs, 28-bit slice) | 12 |
| 9 | RTL Design of Top Level | 14 |
| 10 | RTL Design of LUT Slice | 16 |
| 11 | RTL Design of Shift Register Slice | 17 |
| 12 | AND Gate of LUT Slice | 21 |
| 13 | NAND Gate of LUT Slice | 22 |
| 14 | OR Gate of LUT Slice | 22 |
| 15 | NOR Gate of LUT Slice | 22 |
| 16 | XOR Gate of LUT Slice | 23 |
| 17 | Waveform for Top Test Bench | 23 |
| 18 | Waveform for Top Test Bench for Test Enabled | 23 |
| 19 | LUT Slice Magic Layout | 25 |
| 20 | LUT Slice Internal Magic Layout | 25 |
| 21 | Shift Slice Magic Layout | 25 |
| 22 | Shift Slice Internal Magic Layout | 26 |
| 23 | LUT Slice with AND gate 'programmed' | 26 |
| 24 | Rising Edge of F output of LUT Slice | 26 |
| 25 | Falling Edge of F output of LUT Slice | 27 |
| 26 | Rising Edge of L3 DFF of LUT Slice | 27 |
| 27 | Falling Edge of L3 DFF of LUT Slice | 27 |
| 28 | Rising Edge of DFF of Shift Slice | 27 |
| 29 | Falling Edge of DFF of Shift Slice | 27 |
| 30 | Waveform of DFF of Shift Slice | 28 |
| 31 | Rising Edge of Inverter | 28 |
| 32 | Falling Edge of Inverter | 28 |
| 33 | Waveform of LUT Slice (Includes nodes at each flip flop) | 28 |
| 34 | Hspice LUT Slice Waveform | 29 |
| 35 | Hspice Delay of Shift Register Slice | 30 |
| 36 | Hspice Shift Register Slice Waveform | 30 |
| 37 | Hspice Delay of DFF | 31 |
| 38 | Hspice Delay of Inveter | 31 |
| 39 | Hspice Delay of Mux | 32 |
| 40 | Delay Waveform of DFF | 41 |
| 41 | Delay Waveform of MUX | 42 |
| 42 | Delay Waveform of Inverter | 42 |
| 43 | Top Level Delay Waveform | 42 |
| 44 | Top Level Delay Waveform Zoomed In | 43 |
| 45 | Top Level Test Mode Enabled Delay Waveform | 43 |
| 46 | Top Level Test Mode Enabled Delay Waveform Zoomed In | 43 |
| 47 | Floor Plan Design | 44 |
| 48 | Initial Magic Layout Design | 44 |

List of Tables

| | | |
|---|---------------------------------------|----|
| 1 | Pinout Description | 7 |
| 2 | AND Gate Truth Table | 8 |
| 3 | Task Assignment | 24 |
| 4 | Delay Times | 32 |
| 5 | Task Assignment | 45 |

Listings

| | | |
|----|---|----|
| 1 | Top Module | 13 |
| 2 | Lookup Table Slice Module | 15 |
| 3 | Lookup Table Slice Module | 16 |
| 4 | D-Flip Flop Module | 17 |
| 5 | 2:1 Multiplexer Module | 18 |
| 6 | LUT Slice Test Bench Module | 18 |
| 7 | Top Level Test Bench Module | 19 |
| 8 | Top Module Delay | 33 |
| 9 | Look Up Table Module Delay | 33 |
| 10 | Look Up Table Slice Module Delay | 35 |
| 11 | Test Mode Enabled Test Bench | 37 |
| 12 | Top Module Test Bench | 38 |
| 13 | DFF Module Delay | 40 |
| 14 | Inverter Module Delay | 40 |
| 15 | Inverter Module Delay | 41 |

1 Pinout Diagram




Figure 1: Pinout Diagram of the PBCTKS Chip

1.1 Pinout Description

| Function | Pin # | I/O | Description |
|----------|-------|-----|--------------------------------------|
| – | 1 | – | – |
| – | 2 | – | – |
| – | 3 | – | – |
| SCLKI | 4 | I | Shift Register Clock Input |
| LCLKI | 5 | I | LUT Shift Register Clock Input |
| SIN | 6 | I | Shift Register Input (P input) |
| LIN | 7 | I | LUT Shift Register Input |
| TMEI | 8 | I | Test Mode Enabled Input |
| – | 9 | – | – |
| – | 10 | – | – |
| TII | 11 | I | Test Inverter Input |
| TIO | 12 | O | Test Inverter Output |
| TFDI | 13 | I | Test Flip-Flop D Input |
| TFCI | 14 | I | Test Flip-Flop Clock Input |
| TFCO | 15 | O | Test Flip-Flop Clock Output |
| TFQO | 16 | O | Test Flip-Flop Q Output |
| – | 17 | – | – |
| – | 18 | – | – |
| – | 19 | – | – |
| GND | 20 | – | Ground Reference for I/O Pins |
| – | 21 | – | – |
| – | 22 | – | – |
| TMEO | 23 | O | Test Mode Enabled Output |
| LO | 24 | O | Shift Register Output of P input |
| SO | 25 | O | Shift Register Output of LUT |
| LCLKO | 26 | O | LUT Shift Register Clock Output |
| SCLKO | 27 | O | Shift Register Clock Output |
| F | 28 | O | Output of Computation of LUT |
| – | 29 | – | – |
| – | 30 | – | – |
| VDD | 31 | I | Test LUT Slice B Input |
| TPO | 32 | O | Test P Slice Output |
| TPI | 33 | I | Test P Slice Input |
| TSF | 34 | O | Test LUT Slice Mux Output |
| TSQ | 35 | O | Test LUT Slice Shift Register Output |
| TSB | 36 | I | Test LUT Slice B Address Input |
| TSA | 37 | I | Test LUT Slice A Address Input |
| TSD | 38 | I | Test LUT Slice Shift Register Input |
| TSCO | 39 | O | Test LUT Slice Clock Output |
| TSCI | 40 | I | Test LUT Slice Clock Input |

Table 1: Pinout Description

2 Explanation of Chip Function

The main functionality of the chip is to be able to take N-bit inputs and compute the combinational logic among all N-bit inputs. Each node in the binary tree is what constitutes the combinational function of two inputs. Each node is described to be a 4-bit Look Up Table (LUT). The LUT has the function of any combinational function the user wants to perform. For example, for an AND gate, the user must shift in “0001” into the LUT. Each LUT of all the nodes together create the “program” which are all cascaded together to perform a shift register. The binary tree accepts the input P and produces only a single bit output O. For example, if the user has 8 different inputs, an example of the function can be described as so: (A or B) or (C or D) or (E or F) or (G or H). Here we can see that we have 8 different inputs performing 7 different functions (in this case each function is the same) and only one single output, O. P is defined to be twice the number of leaf nodes in the binary tree, and the input is shifted in serially using a shift register. In order to “program” the LUTs with the specific functions, these also must be shifted in serially using a shift register. Therefore, going back to the case where we have 8 different inputs and 7 different LUT, we can see that we will have to shift in 28 (7×4) bits into the LUT shift register. Each set of LUT outputs are connected to a 2:1 multiplexer to choose the output of the function. What this means is that the inputs can be thought of the address line into the LUT, what ever value happens to be stored is the result of that computation. For example, the figure below shows the truth table for an AND gate, we see inputs A and B, these are the address lines into the LUT. Therefore, we see that the output value of the LUT can only be 1 in the last row of the truth table, this method is very efficient and in fact this is how FPGAs work, they use LUT to perform these combinational functions.

| A | B | F |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 2: AND Gate Truth Table

2.1 Configuration of Chip




Figure 2: Cycle Timing Diagram for LUT Shift Register

Here we can see that the only thing the user needs to do is shift in the “function” wanted among the inputs. Since the data bits get loaded in from MSB to LSB, the user must input the function in reverse order. For example, if we want to perform an AND operation, we have to feed the data bits in like so: 1000.




Figure 3: Cycle Timing Diagram for P Input Shift Register

As described from above the user has to just feed in input P, but in reverse order. Note that in test mode, the user has to just toggle the TMEI high.

3 Inclusion and Explanation of the Test Mode

In order to enable the test mode, the user must set the TMEI pin high. In doing so, we will bypass the last output of P and feed it into the shift register input of the LUT. This will connect all the flip flops together, and we can perform our scan chain to make sure the inputs are being shifted the way they are supposed to be. We will be able to monitor the output on the TMEO pin. Since only one clock line is required, we bypass the LUT clock line by just hooking up the clock line of the P shift register. If test mode is disabled however, then the circuit will perform back to its original function.

4 Major Design Decisions

The first thing that needed to be accomplished was to assemble the bit-slice design with minimal hardware and hardware that was supported by the library given to us. For example, our LUT bit slice uses three 2:1 Multiplexers, we could have used a 4:1 multiplexer, but having done so, our design would have been more complex when designing our Magic layouts.

We also wanted to make sure that the wiring would not be too complex between each LUT slice. Since this is a binary tree computation, we made sure to hook up the hardware in that fashion as it made it much easier to visualize how this needed to be connected while keeping in mind that we must connect each one to achieve the desirable 50MHz clock frequency.

5 Block Diagrams

5.1 Top Level Diagram




Figure 4: Hierarchical Design in Logisim




Figure 5: Top Level Diagram (8 Inputs, 28-bit slice)

We can see that the slice design of a shift register is just made up of D-flip flops as shown in the above top level diagram for input P. Here we can see that we have P being twice the leaf nodes (8) in this case and the LUTs are all cascaded together giving us a total vector of 28 bits wide.

5.2 Bit Slice Design Scheme




Figure 6: LUT Slice in Logisim

Here we can see we have three 2:1 multiplexers, and 4 D-flip flops. We have the input of the LUT getting shifted through the d-flip flops. Each set of two outputs from the D-flip flops are connected to the inputs of the mux on select line A. Then the output from each mux will be fed into the final mux performing the computation on select line B.

5.3 Top Level Test Mode Diagram




Figure 7: Hierarchical Test Design in Logisim




Figure 8: Top Level Test Mode Diagram (8 Inputs, 28-bit slice)

This test mode is configured with two 2:1 multiplexers. Each multiplexer will select the input line whether we are in test or normal mode. In test mode enabled, we see that we need to feed in the last output of the shift register into the input of L_IN, where L_IN is the input data into the LUT. Also, the clock used to shift the P data in, must now be the same clock input for the LUT. If test mode is disabled, we can see that the multiplexer will select the L_IN to be the data configured by the user (not the data outputted from P).

6 VHDL Models with Test Mode

6.1 Top Level Module

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity top is
5      generic(
6          n      : integer := 2    -- number of levels in tree
7      );
8      port(
9          p_clk : in std_logic;    -- shift register clock
10         l_clk : in std_logic;    -- lut shift register clock
11         p_in  : in std_logic;    -- shift register input (P)
12         l_in  : in std_logic;    -- lut shift register input
13         t_en  : in std_logic;    -- test enable input
14         f_o   : out std_logic;   -- final output of computation
15         q_o   : out std_logic;   -- final lut shift register output
16     );
17 end top;
18
19 architecture rtl of top is
20
21     signal shift_clki : std_logic := '0';
22     signal shift_clk  : std_logic := '0';
23     signal l_shf_ini  : std_logic := '0';
24     signal l_shf_in   : std_logic := '0';
25     signal p_out      : std_logic := '0';
26
27 begin
28
29     -- test mux connects output of P into input of LUT and use same clock line
30     t_mux_1 : entity work.mux2x1 port map(l_clk , p_clk , t_en , shift_clki);
31     t_mux_2 : entity work.mux2x1 port map(l_in , p_out , t_en , l_shf_ini);
32
33     t_inv_1 : entity work.invx1 port map(shift_clki , shift_clk);
34     t_inv_2 : entity work.invx1 port map(l_shf_ini , l_shf_in);
35
36     lut_1 : entity work.lut
37     port map(
38         s_clk  => p_clk ,
39         l_clk  => shift_clk ,
40         s_in   => p_in ,
41         l_in   => l_shf_in ,
42         t_po   => p_out ,
43         f_o    => f_o ,
44         q_o    => q_o
45     );
46
47 end rtl;

```

Listing 1: Top Module




Figure 9: RTL Design of Top Level

6.2 Slice Modules

6.2.1 LUT

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lut_slice is
6      port(
7          clk_i    : in std_logic;
8          d        : in std_logic;
9          a        : in std_logic;
10         b        : in std_logic;
11         q        : out std_logic;
12         f        : out std_logic
13     );
14 end lut_slice;
15
16 architecture rtl of lut_slice is
17
18     component dffposx1 is
19         port(
20             clk : in std_logic;
21             d   : in std_logic;
22             q   : out std_logic
23         );
24     end component;
25
26     component mux2x1 is
27         port(
28             b : in std_logic;
29             a : in std_logic;
30             s : in std_logic;
31             x : out std_logic
32         );
33     end component;
34
35     component invx1 is
36         port(
37             a : in std_logic;
38             x : out std_logic
39         );
40     end component;
41
42     — flip flop and mux outputs
43     signal ff_o      : std_logic_vector(4 downto 0) := (others => '0');
44     signal mux_o     : std_logic_vector(1 downto 0) := (others => '0');
45     signal mux_fo    : std_logic_vector(1 downto 0) := (others => '0');
46     signal f_muxo    : std_logic := '0';
47
48     begin
49
50     — shifting in from LSB to MSB
51     shift_gen_lut : for i in 0 to 3 generate
52         ff_lut_i : dffposx1
53         port map(
54             clk => clk_i ,
55             d   => ff_o(i),
56             q   => ff_o(i+1)
57         );
58     end generate;
59

```

```

60  -- lut shift out is output from prev ff
61  q <= ff_o(4);
62  ff_o(0) <= d;
63
64  -- select first two outputs of LUT
65  -- on sel line A
66  mux1 : mux2x1 port map(ff_o(1), ff_o(2), a, mux_o(0));
67  inv1 : invx1 port map(mux_o(0), mux_fo(0));
68
69  -- select last two outputs of LUT
70  -- on sel line A
71  mux2 : mux2x1 port map(ff_o(3), ff_o(4), a, mux_o(1));
72  inv2 : invx1 port map(mux_o(1), mux_fo(1));
73
74  -- select the outputs from
75  -- each mux on sel line B
76  mux3 : mux2x1 port map(mux_fo(0), mux_fo(1), b, f_muxo);
77
78  -- invert mux due to func of mux: y=!(S?(A:B))
79  inv3 : invx1 port map(f_muxo, f);
80
81  end rtl;

```

Listing 2: Lookup Table Slice Module




Figure 10: RTL Design of LUT Slice

6.2.2 Shift Register

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity shift_slice is
5      port(
6          clk_i    : in std_logic;
7          p        : in std_logic;
8          clk_o    : out std_logic;
9          q        : out std_logic
10     );
11  end shift_slice;
12
13  architecture rtl of shift_slice is
14
15      component dffposx1
16          port(
17              clk : in std_logic;
18              d   : in std_logic;
19              q   : out std_logic
20          );
21      end component;
22
23  begin

```



```

24
25     ff_p1 : dffposx1
26     port map(
27         clk => clk_i ,
28         d   => p,
29         q   => q
30     );
31
32     clk_o <= clk_i;
33
34 end rtl;

```

Listing 3: Lookup Table Slice Module




Figure 11: RTL Design of Shift Register Slice

6.3 Gates

6.3.1 D-Flip Flop

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dffposx1 is
5      generic(
6          delay : time := 0 ps
7      );
8      port(
9          clk : in std_logic;
10         d   : in std_logic;
11         q   : out std_logic
12     );
13 end dffposx1;
14
15 architecture rtl of dffposx1 is begin
16     process(clk) begin
17         if rising_edge(clk) then
18             q <= d after delay;
19         end if;
20     end process;
21 end rtl;

```

Listing 4: D-Flip Flop Module

6.3.2 2:1 Multiplexer

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux2x1 is
5      generic(
6          delay : time := 0 ps
7      );
8      port(
9          b : in std_logic;
10         a : in std_logic;
11         s : in std_logic;
12         x : out std_logic
13     );
14 end mux2x1;
15
16 architecture rtl of mux2x1 is begin
17
18     x <= not(b) after delay when (s = '0') else
19         not(a) after delay when (s = '1');
20
21 end rtl;

```

Listing 5: 2:1 Multiplexer Module

6.4 VHDL Test Benches

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lut_slice_tb is
6  end lut_slice_tb;
7
8  architecture behavior of lut_slice_tb is
9
10     signal clk      : std_logic := '0';
11     signal di       : std_logic := '0';
12     signal a        : std_logic := '0';
13     signal b        : std_logic := '0';
14     signal q        : std_logic;
15     signal f        : std_logic;
16
17     component lut_slice
18     port(
19         clk_i      : in std_logic;
20         d          : in std_logic;
21         a          : in std_logic;
22         b          : in std_logic;
23         q          : out std_logic;
24         f          : out std_logic
25     );
26 end component;
27
28 begin
29
30     dut : lut_slice
31     port map(
32         clk_i  => clk,
33         d      => di,
34         a      => a,
35         b      => b,
36         q      => q,

```

```

37         f      => f
38     );
39
40     process
41
42         procedure clock is begin
43             clk <= '1';
44             wait for 10 ns;
45             clk <= '0';
46             wait for 10 ns;
47         end procedure clock;
48
49     begin
50
51         wait for 10 ns;
52         a  <= '1';
53         b  <= '1';
54
55         -- lut for AND gate
56         di <= '1';
57         wait for 10 ns;
58         clock;
59
60         di <= '0';
61         wait for 10 ns;
62         clock;
63
64         di <= '0';
65         wait for 10 ns;
66         clock;
67
68         di <= '0';
69         wait for 10 ns;
70         clock;
71
72         wait;
73
74     end process;
75
76 end behavior;

```

Listing 6: LUT Slice Test Bench Module

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use std.textio.all;
4  use work.txt_util.all;
5
6  entity top_tb is
7      generic(
8          --stim_file : string := "test_tree.sim"
9          stim_file : string := "two_tree.sim"
10     );
11 end top_tb;
12
13 architecture behavior of top_tb is
14
15     constant n : integer := 2;
16
17     signal p_clk : std_logic := '0';
18     signal l_clk : std_logic := '0';
19     signal p     : std_logic := '0';
20     signal l_in  : std_logic := '0';

```

```

21  signal f_o    : std_logic;
22  signal q_o    : std_logic;
23  signal t_en   : std_logic := '0';
24
25  signal p_in_vector : std_logic_vector((2**n)-1 downto 0);
26  signal lut_vector  : std_logic_vector((((2**n)-1)*4)-1 downto 0);
27
28  file stimulus : TEXT open read_mode is stim_file;
29
30  component top
31    generic(
32      n      : integer := 3      -- number of levels in tree
33    );
34    port(
35      p_clk : in std_logic;      -- p shift register clock
36      l_clk : in std_logic;      -- lut shift register clock
37      p_in  : in std_logic;      -- shift register input (P)
38      l_in  : in std_logic;      -- lut shift register input
39      t_en  : in std_logic;      -- test enable input
40      f_o   : out std_logic;     -- final output of computation
41      q_o   : out std_logic     -- lut shift register output
42    );
43  end component;
44
45  begin
46
47    dut : top
48      generic map(
49        n      => n
50      )
51      port map(
52        p_clk => p_clk ,
53        l_clk => l_clk ,
54        p_in  => p ,
55        l_in  => l_in ,
56        t_en  => t_en ,
57        f_o   => f_o ,
58        q_o   => q_o
59      );
60
61    process
62
63      procedure clk_p_in is begin
64        p_clk <= '1';
65        wait for 10 ns;
66        p_clk <= '0';
67        wait for 10 ns;
68      end procedure clk_p_in;
69
70      procedure clk_lut_in is begin
71        l_clk <= '1';
72        wait for 10 ns;
73        l_clk <= '0';
74        wait for 10 ns;
75      end procedure clk_lut_in;
76
77      variable l: line;
78      variable p_in_str : string(1 to 2**n);
79      variable l_shf_str: string(1 to ((2**n)-1)*4);
80
81    begin
82
83      while not endfile(stimulus) loop
84

```

```

85      -- load stimulus for this test
86      readline(stimulus, l); read(l, p_in_str);
87      p_in_vector <= to_std_logic_vector(p_in_str);
88
89      readline(stimulus, l); read(l, l_shf_str);
90      lut_vector <= to_std_logic_vector(l_shf_str);
91
92      wait for 50 ns;
93
94      -- clock in the P input
95      for i in 0 to (2**n)-1 loop
96          p <= p_in_vector(i);
97          wait for 10 ns;
98          clk_p_in;
99      end loop;
100
101      -- clock in the "program" (lut functions)
102      for i in 0 to (((2**n)-1)*4)-1 loop
103          l_in <= lut_vector(i);
104          wait for 10 ns;
105          clk_lut_in;
106      end loop;
107
108      end loop;
109
110      report "Test Complete" severity note;
111      wait;
112
113      end process;
114
115      end behavior;

```

Listing 7: Top Level Test Bench Module

7 VHDL Waveform Plots and Results




Figure 12: AND Gate of LUT Slice




Figure 13: NAND Gate of LUT Slice




Figure 14: OR Gate of LUT Slice




Figure 15: NOR Gate of LUT Slice




Figure 16: XOR Gate of LUT Slice

Before we could go on with designing the top level in VHDL, we had to make sure that the slice itself worked first. Here we are just showing just a few waveforms from each function. As we can see here, each gate that was tested performed as expected.




Figure 17: Waveform for Top Test Bench

Since we are testing with 8 input values, there are 2^{28} combinations for the combinational functions. Since that is way more than we can test, we selected a few to test. We can see the results in the above waveform (Test Mode Disabled).




Figure 18: Waveform for Top Test Bench for Test Enabled

This is with Test Enabled for $N=2$. Here we can see the output of F at the very last clock cycle. In this case we tested the inputs 1111, and made sure our AND gate worked properly, and surely enough it works. We can see

that F is high at the end of the simulation. We tested other functions and inputs as well, but we are just showing one waveform to keep things compact.

8 Work Division

| Student | Task |
|---------|---|
| Both | Pin-out Diagram. |
| Both | Explanation of how the chip works. |
| Both | Description of the major design decisions made. |
| Both | Inclusion and explanation of the test mode. |
| Silbak | VHDL LUT slice Module |
| Kasula | VHDL LUT slice Test Bench Module |
| Silbak | VHDL Top Level Module |
| Both | VHDL Top Level Test Bench Module |
| Silbak | LUT Slice Block Diagram |
| Kasula | LUT Slice Top Level Diagram |

Table 3: Task Assignment

9 Magic Layouts

9.1 LUT Slice Layout




Figure 19: LUT Slice Magic Layout




Figure 20: LUT Slice Internal Magic Layout

9.2 Shift Slice Layout



Figure 21: Shift Slice Magic Layout




Figure 22: Shift Slice Internal Magic Layout

10 IRSIM Simulations

10.1 Bit Slice Simulations




Figure 23: LUT Slice with AND gate 'programmed'




Figure 24: Rising Edge of F output of LUT Slice




Figure 25: Falling Edge of F output of LUT Slice




Figure 26: Rising Edge of L3 DFF of LUT Slice




Figure 27: Falling Edge of L3 DFF of LUT Slice




Figure 28: Rising Edge of DFF of Shift Slice




Figure 29: Falling Edge of DFF of Shift Slice




Figure 30: Waveform of DFF of Shift Slice

11 Gate Level Simulations




Figure 31: Rising Edge of Inverter




Figure 32: Falling Edge of Inverter




Figure 33: Waveform of LUT Slice (Includes nodes at each flip flop)

12 HSpice Simulations

12.1 Bit Slice Simulations




Figure 34: Hspice LUT Slice Waveform




Figure 35: Hspice Delay of Shift Register Slice




Figure 36: Hspice Shift Register Slice Waveform

12.2 Gate Level Simulations




Figure 37: Hspice Delay of DFF




Figure 38: Hspice Delay of Inveter




Figure 39: Hspice Delay of Mux

| | IRSIM | VHDL | Hspice |
|----------|----------|----------|------------|
| Inverter | 0.11 ns | 0.159 ns | 0.1627 ns |
| Mux | 0.315 ns | 0.312 ns | 0.31214 ns |
| DFF | 0.255 ns | 0.198 ns | 0.20305 ns |

Table 4: Delay Times

13 VHDL Modules with Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity top_del is
5      generic(
6          n          : integer := 2      — number of levels in tree
7      );
8      port(
9          p_clk : in std_logic;  — shift register clock
10         l_clk : in std_logic;  — lut shift register clock
11         p_in  : in std_logic;  — shift register input (P)
12         l_in  : in std_logic;  — lut shift register input
13         t_en  : in std_logic;  — test enable input
14         f_o   : out std_logic; — final output of computation
15         q_o   : out std_logic; — final lut shift register output
16     );
17 end top_del;
18
19 architecture rtl of top_del is
20
21     signal shift_clki    : std_logic := '0';
22     signal shift_clk    : std_logic := '0';
23     signal l_shf_ini     : std_logic := '0';
24     signal l_shf_in      : std_logic := '0';
25     signal p_out         : std_logic := '0';
26
27 begin
28
29     — test mux connects output of P into input of LUT and use same clock line
30     t_mux_1 : entity work.mux2x1_del port map(l_clk , p_clk , t_en , shift_clki);
31     t_mux_2 : entity work.mux2x1_del port map(l_in , p_out , t_en , l_shf_ini);
32
33     t_inv_1 : entity work.invx1_del port map(shift_clki , shift_clk);
34     t_inv_2 : entity work.invx1_del port map(l_shf_ini , l_shf_in);
35
36     lut_1 : entity work.lut_del
37     port map(
38         s_clk  => p_clk ,
39         l_clk  => shift_clk ,
40         s_in   => p_in ,
41         l_in   => l_shf_in ,
42         t_po   => p_out ,
43         f_o    => f_o ,
44         q_o    => q_o
45     );
46
47 end rtl;

```

Listing 8: Top Module Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity lut_del is
5      generic(
6          n          : integer := 2      — number of levels in tree
7      );
8      port(
9          s_clk : in std_logic;  — shift register clock
10         l_clk : in std_logic;  — lut shift register clock

```

```

11      s_in    : in std_logic;  — shift register input (P)
12      l_in    : in std_logic;  — lut shift register input
13      t_po    : out std_logic; — p_out for test mode
14      f_o     : out std_logic; — final output of computation
15      q_o     : out std_logic  — final lut shift register output
16  );
17  end lut_del;
18
19  architecture rtl of lut_del is
20
21      — tree diagram for n = 3
22      — row 0 : A
23      — row 1 : BC
24      — row 2 : DEFG
25      — row 3 : shifter
26
27      — lut connection diagram
28      — l_in -> D -> E -> F -> G -> B -> C -> A
29
30      component dffposx1_del is
31          port(
32              clk : in std_logic;
33              d   : in std_logic;
34              q   : out std_logic
35          );
36      end component;
37
38      component lut_slice_del is
39          port(
40              clk_i : in std_logic;
41              d     : in std_logic;
42              a     : in std_logic;
43              b     : in std_logic;
44              q     : out std_logic;
45              f     : out std_logic
46          );
47      end component;
48
49      — carry_array(row, col)
50      type carry_array is array (0 to n, 0 to 2**n) of std_logic;
51      signal clk_c : carry_array;
52
53      — carries select outputs of one
54      — row to select inputs of next one
55      signal r_c : carry_array;
56
57      — carry output of each lut shift
58      — register
59      signal l_c : carry_array;
60
61      — input shift register carries
62      signal s_c : std_logic_vector(2**n downto 0) := (others => '0');
63
64      — input shift regstier clock carries
65      signal p_clk : std_logic_vector(2**n downto 0) := (others => '0');
66
67  begin
68
69      — generate the input shift register
70      shift_gen : for i in 0 to (2**n)-1 generate
71          ff_i : dffposx1_del
72              port map(
73                  clk => s_clk ,
74                  d   => s_c(i),

```

```

75         q    => s_c(i+1)
76     );
77     end generate shift_gen;
78
79     -- generate the tree
80     level_gen : for level in 0 to n-1 generate
81         lut_gen : for i in 0 to (2**level)-1 generate
82             lut_i : lut_slice_del
83                 port map(
84                     clk_i => l_clk ,
85                     d     => l_c(level , i),
86                     q     => l_c(level , i+1),
87                     a     => r_c(level+1, i*2),
88                     b     => r_c(level+1, i*2+1),
89                     f     => r_c(level , i)
90                 );
91             end generate;
92         end generate;
93
94     -- output the value of our function
95     q_o <= l_c(0, 1);
96     f_o <= r_c(0, 0);
97
98     -- connect each row of LUTs together
99     -- first slice in row i connects to
100    -- last slice in row i+1
101    lut_connect : for level in 0 to n-2 generate
102        l_c(level , 0) <= l_c(level+1, (2**level+1));
103    end generate;
104
105    -- connect input shift register to bottom row of slices
106    shift_connect : for i in 0 to (2**n)-1 generate
107        r_c(n, i) <= s_c(i+1);
108    end generate;
109
110    -- connect input to shift register
111    s_c(0) <= s_in;
112
113    -- connect input to first lut (bottom row)
114    l_c(n-1, 0) <= l_in;
115
116    -- use last slice of P shift register
117    -- feed it into LUT input for test mode
118    t_po <= s_c(2**n);
119
120 end rtl;

```

Listing 9: Look Up Table Module Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lut_slice_del is
6      port(
7          clk_i    : in std_logic;
8          d        : in std_logic;
9          a        : in std_logic;
10         b        : in std_logic;
11         q        : out std_logic;
12         f        : out std_logic
13     );
14 end lut_slice_del;

```

```

15
16 architecture rtl of lut_slice_del is
17
18     component dffposx1_del is
19         port(
20             clk : in std_logic;
21             d   : in std_logic;
22             q   : out std_logic
23         );
24     end component;
25
26     component invx1_del is
27         port(
28             a : in std_logic;
29             x : out std_logic
30         );
31     end component;
32
33     component mux2x1_del is
34         port(
35             b : in std_logic;
36             a : in std_logic;
37             s : in std_logic;
38             x : out std_logic
39         );
40     end component;
41
42     -- flip flop and mux outputs
43     signal ff_o      : std_logic_vector(4 downto 0) := (others => '0');
44     signal mux_o      : std_logic_vector(1 downto 0) := (others => '0');
45     signal mux_fo     : std_logic_vector(1 downto 0) := (others => '0');
46     signal f_muxo     : std_logic := '0';
47
48     begin
49
50         -- shifting in from LSB to MSB
51         shift_gen_lut : for i in 0 to 3 generate
52             ff_lut_i : dffposx1_del
53                 port map(
54                     clk => clk_i ,
55                     d   => ff_o(i),
56                     q   => ff_o(i+1)
57                 );
58         end generate;
59
60         -- lut shift out is output from prev ff
61         q <= ff_o(4);
62         ff_o(0) <= d;
63
64         -- select first two outputs of LUT
65         -- on sel line A
66         mux1 : mux2x1_del port map(ff_o(1), ff_o(2), a, mux_o(0));
67         inv1 : invx1_del port map(mux_o(0), mux_fo(0));
68
69         -- select last two outputs of LUT
70         -- on sel line A
71         mux2 : mux2x1_del port map(ff_o(3), ff_o(4), a, mux_o(1));
72         inv2 : invx1_del port map(mux_o(1), mux_fo(1));
73
74         -- select the outputs from
75         -- each mux on sel line B
76         mux3 : mux2x1_del port map(mux_fo(0), mux_fo(1), b, f_muxo);
77
78         -- invert mux due to func of mux: y = !(S?(A:B))

```

```

79     inv3 : invx1_del port map(f_muxo, f);
80
81 end rtl;

```

Listing 10: Look Up Table Slice Module Delay

13.1 VHDL Test Bench Modules with Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use std.textio.all;
4  use work.txt_util.all;
5
6  entity top_test_del_tb is
7  end top_test_del_tb;
8
9  architecture behavior of top_test_del_tb is
10
11     constant n : integer := 2;
12
13     component top_del
14         generic(
15             n      : integer := 3    -- number of levels in tree
16         );
17         port(
18             p_clk : in std_logic;    -- p shift register clock
19             l_clk : in std_logic;    -- lut shift register clock
20             p_in  : in std_logic;    -- shift register input (P)
21             l_in  : in std_logic;    -- lut shift register input
22             t_en  : in std_logic;    -- test enable input
23             f_o   : out std_logic;   -- final output of computation
24             q_o   : out std_logic   -- lut shift register output
25         );
26     end component;
27
28     signal p_clk : std_logic := '0';
29     signal l_clk : std_logic := '0';
30     signal p     : std_logic := '0';
31     signal l_in  : std_logic := '0';
32     signal f_o   : std_logic;
33     signal q_o   : std_logic;
34     signal t_en  : std_logic := '0';
35
36     begin
37
38         dut : top_del
39             generic map(
40                 n      => n
41             )
42             port map(
43                 p_clk => p_clk,
44                 l_clk => l_clk,
45                 p_in  => p,
46                 l_in  => l_in,
47                 t_en  => t_en,
48                 f_o   => f_o,
49                 q_o   => q_o
50             );
51
52         process
53
54             procedure clk is begin

```

```

55         p_clk <= '1';
56         wait for 10 ns;
57         p_clk <= '0';
58         wait for 10 ns;
59     end procedure clk;
60
61 begin
62
63     wait for 10 ns;
64     -- enable test mode
65     t_en <= '1';
66
67     -- clock in p data
68     p <= '1';
69     wait for 10 ns;
70     clk;
71
72     -- clock in p data
73     p <= '0';
74     wait for 10 ns;
75     clk;
76
77     -- # of FF's per LUT: 4
78     -- # of LUT FF's      : (((2**n)-1)*4)
79     -- # of P FF's       : 2**n
80     -- subtract 2 since we just loaded in two inputs
81     for i in 0 to (((2**n)-1)*4)+2**n-2-1 loop
82         clk;
83     end loop;
84
85     wait;
86
87 end process;
88
89 end behavior;

```

Listing 11: Test Mode Enabled Test Bench

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use std.textio.all;
4  use work.txt_util.all;
5
6  entity top_del_tb is
7      generic(
8          --stim_file : string := "test_tree.sim"
9          stim_file : string := "two_tree.sim"
10     );
11 end top_del_tb;
12
13 architecture behavior of top_del_tb is
14
15     constant n : integer := 2;
16
17     signal p_clk : std_logic := '0';
18     signal l_clk : std_logic := '0';
19     signal p     : std_logic := '0';
20     signal l_in  : std_logic := '0';
21     signal f_o   : std_logic;
22     signal q_o   : std_logic;
23     signal t_en  : std_logic := '0';
24
25     signal p_in_vector : std_logic_vector((2**n)-1 downto 0);

```

```

26     signal lut_vector : std_logic_vector((((2**n)-1)*4)-1 downto 0);
27
28     file stimulus : TEXT open read_mode is stim_file;
29
30     component top_del
31         generic(
32             n : integer := 3      -- number of levels in tree
33         );
34         port(
35             p_clk : in std_logic;  -- p shift register clock
36             l_clk : in std_logic;  -- lut shift register clock
37             p_in  : in std_logic;  -- shift register input (P)
38             l_in  : in std_logic;  -- lut shift register input
39             t_en  : in std_logic;  -- test enable input
40             f_o   : out std_logic; -- final output of computation
41             q_o   : out std_logic; -- lut shift register output
42         );
43     end component;
44
45     begin
46
47         dut : top_del
48             generic map(
49                 n => n
50             )
51             port map(
52                 p_clk => p_clk,
53                 l_clk => l_clk,
54                 p_in  => p,
55                 l_in  => l_in,
56                 t_en  => t_en,
57                 f_o   => f_o,
58                 q_o   => q_o
59             );
60
61         process
62
63             procedure clk_p_in is begin
64                 p_clk <= '1';
65                 wait for 10 ns;
66                 p_clk <= '0';
67                 wait for 10 ns;
68             end procedure clk_p_in;
69
70             procedure clk_lut_in is begin
71                 l_clk <= '1';
72                 wait for 10 ns;
73                 l_clk <= '0';
74                 wait for 10 ns;
75             end procedure clk_lut_in;
76
77             variable l: line;
78             variable p_in_str : string(1 to 2**n);
79             variable l_shf_str: string(1 to ((2**n)-1)*4);
80
81         begin
82
83             while not endfile(stimulus) loop
84
85                 -- load stimulus for this test
86                 readline(stimulus, l); read(l, p_in_str);
87                 p_in_vector <= to_std_logic_vector(p_in_str);
88
89                 readline(stimulus, l); read(l, l_shf_str);

```

```

90         lut_vector <= to_std_logic_vector(l_shf_str);
91
92         wait for 50 ns;
93
94         -- clock in the P input
95         for i in 0 to (2**n)-1 loop
96             p <= p_in_vector(i);
97             wait for 10 ns;
98             clk_p_in;
99         end loop;
100
101         -- clock in the "program" (lut functions)
102         for i in 0 to (((2**n)-1)*4)-1 loop
103             l_in <= lut_vector(i);
104             wait for 10 ns;
105             clk_lut_in;
106         end loop;
107
108     end loop;
109
110     report "Test Complete" severity note;
111     wait;
112
113 end process;
114
115 end behavior;

```

Listing 12: Top Module Test Bench

13.2 VHDL Gate Modules with Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dffposx1_del is
5      generic(
6          delay : time := 203.5 ps
7      );
8      port(
9          clk : in std_logic;
10         d   : in std_logic;
11         q   : out std_logic
12     );
13 end dffposx1_del;
14
15 architecture rtl of dffposx1_del is begin
16     process(clk) begin
17         if rising_edge(clk) then
18             q <= d after delay;
19         end if;
20     end process;
21 end rtl;

```

Listing 13: DFF Module Delay

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity invx1_del is
5      generic(
6          delay : time := 162.7 ps

```



```

7     );
8     port(
9         a : in std_logic;
10        x : out std_logic
11    );
12 end invx1_del;
13
14 architecture rtl of invx1_del is begin
15     x <= not a after delay;
16 end rtl;

```

Listing 14: Inverter Module Delay

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux2x1_del is
5     generic(
6         delay : time := 315 ps
7     );
8     port(
9         b : in std_logic;
10        a : in std_logic;
11        s : in std_logic;
12        x : out std_logic
13    );
14 end mux2x1_del;
15
16 architecture rtl of mux2x1_del is begin
17
18     x <= not(b) after delay when (s = '0') else
19         not(a) after delay when (s = '1');
20
21 end rtl;

```

Listing 15: Inverter Module Delay

14 VHDL Modules Delay Waveforms




Figure 40: Delay Waveform of DFF




Figure 41: Delay Waveform of MUX




Figure 42: Delay Waveform of Inverter

In table 4, we compare the delay results for each leaf level gate among the three design simulations. Please look at the figures listed above. We can see that these compare very well with each other. Also, note that in order to calculate the total delay time of the LUT slice, we must add up the delay values found from four D flip flops, three muxes, and three inverters. After adding them up, our LUT slice circuit gets a delay time of approximately ~ 2 ns. Also, note that in order to get maximum clock rate, we just take the worst case delay of our circuit, and use this as a maximum clock rate. The table and figures above give us a worst case delay which is above the 50Mhz desirable signal.




Figure 43: Top Level Delay Waveform




Figure 44: Top Level Delay Waveform Zoomed In




Figure 45: Top Level Test Mode Enabled Delay Waveform



Figure 46: Top Level Test Mode Enabled Delay Waveform Zoomed In

As we can see here, the circuit still functions correctly given the delay times extracted from the simulations we have exhaustively gone through. This compares well with the previous simulation because as I have mentioned the functionality of the circuit still works properly. Also, we went ahead and measured the delay time for both the final Q and F output. In the above figure, the total delay time from A to B (Q output) was found to be 0.690 ns and from A to C (F output) was found to be ~ 2.6 ns (worst case delay). This tells us that maximum clock speed achieved can be $1/2.6\text{ns} \sim 384.6153846$ MHz.

15 Floor Plan




Figure 47: Floor Plan Design

This is the initial floor plan of our design. This is what we have come up with. It made it much easier for us to first design this floor plan in Magic and see how compact we can get it. The figure below shows the initial Magic Layout of the Chip. Below we can see that this is as compact as we can get it while at the same time we are able to fit 32 inputs for the shift register and 31 Look Up Tables.




Figure 48: Initial Magic Layout Design

16 Major Design Decisions

We had to think of how to design our layout before we could come up with a floor plan. Since we have a binary tree, it was quite difficult to come up with an efficient way to utilize the whole area available given to us. Although we are not able to utilize all of the area provided, we came up with the most efficient way by stacking the LUTs together. At first, we thought we could fold the LUTs against each corner of the frame, but doing so, let to much

wasted space in the middle. Another method we had in mind was to have all of the P shift registers to be stacked all the way around the edges, and have it go around in a spiral, but this was inefficient and made it difficult to connect. Therefore as you can see, the method we have come up with is shown in the figure below. This method makes it a bit more efficient and utilizes more space than what we have previously come up with.

17 Work Division

| Student | Task |
|---------|--------------------------|
| Both | Modified Pin-out Diagram |
| Both | Magic Layout |
| Both | HSPICE |
| Both | IRSIM |
| Both | VHDL |
| Both | Floor Plan |

Table 5: Task Assignment