

VLSI
PROGRAMMABLE BINARY TREE COMPUTATION
CHIP NAME: PBTCKS

Samir Silbak¹ and Manasa Kasula²

¹silbaksr@mail.uc.edu

²kasulama@mail.uc.edu

¹(513) 207-0687

²(847) 612-7364

October 30, 2013

Contents

1	Pinout Diagram	4
1.1	Pinout Description	5
2	Explanation of Chip Function	6
2.1	Configuration of Chip	6
3	Inclusion and Explanation of the Test Mode	7
4	Major Design Decisions	7
5	Block Diagrams	8
5.1	Top Level Diagram	8
5.2	Bit Slice Design Scheme	9
5.3	Top Level Test Mode Diagram	9
6	VHDL Models with Test Mode	11
6.1	Top Level Module	11
6.2	Slice Modules	13
6.2.1	LUT	13
6.2.2	Shift Register	14
6.3	Gates	15
6.3.1	D-Flip Flop	15
6.3.2	2:1 Multiplexer	15
6.4	VHDL Test Benches	16
7	VHDL Waveform Plots and Results	19
8	Work Division	21

List of Figures

1	Pinout Diagram of the PBTCKS Chip	4
2	Cycle Timing Diagram for LUT Shift Register	6
3	Cycle Timing Diagram for P Input Shift Register	6
4	Hierarchical Design in Logisim	8
5	Top Level Diagram (8 Inputs, 28-bit slice)	8
6	LUT Slice in Logisim	9
7	Hierarchical Test Design in Logisim	9
8	Top Level Test Mode Diagram (8 Inputs, 28-bit slice)	10
9	RTL Design of Top Level	12
10	RTL Design of LUT Slice	14
11	RTL Design of Shift Register Slice	15
12	AND Gate of LUT Slice	19
13	NAND Gate of LUT Slice	19
14	OR Gate of LUT Slice	20
15	NOR Gate of LUT Slice	20
16	XOR Gate of LUT Slice	20
17	Waveform for Top Test Bench	21
18	Waveform for Top Test Bench for Test Enabled	21

List of Tables

1	Pinout Description	5
2	AND Gate Truth Table	6
3	Task Assignment	21

Listings

1	Top Module	11
2	Lookup Table Slice Module	13
3	Lookup Table Slice Module	14
4	D-Flip Flop Module	15
5	2:1 Multiplexer Module	15
6	LUT Slice Test Bench Module	16
7	Top Level Test Bench Module	17

1 Pinout Diagram




Figure 1: Pinout Diagram of the PBCTKS Chip

1.1 Pinout Description

Function	Pin #	I/O	Description
–	1	–	–
–	2	–	–
–	3	–	–
SCLKI	4	I	Shift Register Clock Input
LCLKI	5	I	LUT Shift Register Clock Input
SIN	6	I	Shift Register Input (P input)
LIN	7	I	LUT Shift Register Input
TMEI	8	I	Test Mode Enabled Input
–	9	–	–
–	10	–	–
TII	11	I	Test Inverter Input
TIO	12	O	Test Inverter Output
TFDI	13	I	Test Flip-Flop D Input
TFCI	14	I	Test Flip-Flop Clock Input
TFCO	15	O	Test Flip-Flop Clock Output
TFQO	16	O	Test Flip-Flop Q Output
–	17	–	–
–	18	–	–
–	19	–	–
GND	20	–	Ground Reference for I/O Pins
–	21	–	–
–	22	–	–
TMEO	23	O	Test Mode Enabled Output
LO	24	O	Shift Register Output of P input
SO	25	O	Shift Register Output of LUT
LCLKO	26	O	LUT Shift Register Clock Output
SCLKO	27	O	Shift Register Clock Output
–	28	–	–
–	29	–	–
–	30	–	–
VDD	31	I	Test LUT Slice B Input
TSF	32	O	Test LUT Slice Mux Output
TSQ	33	O	Test LUT Slice Shift Register Output
FO	34	O	Output of Computation of LUT
TSB	35	I	Test LUT Slice B Address Input
TSA	36	I	Test LUT Slice A Address Input
TSD	37	I	Test LUT Slice Shift Register Input
TSCO	38	O	Test LUT Slice Clock Output
TSCI	39	I	Test LUT SLice Clock Input
–	40	–	–

Table 1: Pinout Description

2 Explanation of Chip Function

The main functionality of the chip is to be able to take N-bit inputs and compute the combinational logic among all N-bit inputs. Each node in the binary tree is what constitutes the combinational function of two inputs. Each node is described to be a 4-bit Look Up Table (LUT). The LUT has the function of any combinational function the user wants to perform. For example, for an AND gate, the user must shift in “0001” into the LUT. Each LUT of all the nodes together create the “program” which are all cascaded together to perform a shift register. The binary tree accepts the input P and produces only a single bit output O. For example, if the user has 8 different inputs, an example of the function can be described as so: (A or B) or (C or D) or (E or F) or (G or H). Here we can see that we have 8 different inputs performing 7 different functions (in this case each function is the same) and only one single output, O. P is defined to be twice the number of leaf nodes in the binary tree, and the input is shifted in serially using a shift register. In order to “program” the LUTs with the specific functions, these also must be shifted in serially using a shift register. Therefore, going back to the case where we have 8 different inputs and 7 different LUT, we can see that we will have to shift in 28 (7×4) bits into the LUT shift register. Each set of LUT outputs are connected to a 2:1 multiplexer to choose the output of the function. What this means is that the inputs can be thought of the address line into the LUT, what ever value happens to be stored is the result of that computation. For example, the figure below shows the truth table for an AND gate, we see inputs A and B, these are the address lines into the LUT. Therefore, we see that the output value of the LUT can only be 1 in the last row of the truth table, this method is very efficient and in fact this is how FPGAs work, they use LUT to perform these combinational functions.

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

Table 2: AND Gate Truth Table

2.1 Configuration of Chip




Figure 2: Cycle Timing Diagram for LUT Shift Register

Here we can see that the only thing the user needs to do is shift in the “function” wanted among the inputs. Since the data bits get loaded in from MSB to LSB, the user must input the function in reverse order. For example, if we want to perform an AND operation, we have to feed the data bits in like so: 1000.




Figure 3: Cycle Timing Diagram for P Input Shift Register

As described from above the user has to just feed in input P, but in reverse order. Note that in test mode, the user has to just toggle the TMEI high.

3 Inclusion and Explanation of the Test Mode

In order to enable the test mode, the user must set the TMEI pin high. In doing so, we will bypass the last output of P and feed it into the shift register input of the LUT. This will connect all the flip flops together, and we can perform our scan chain to make sure the inputs are being shifted the way they are supposed to be. We will be able to monitor the output on the TMEO pin. Since only one clock line is required, we bypass the LUT clock line by just hooking up the clock line of the P shift register. If test mode is disabled however, then the circuit will perform back to its original function.

4 Major Design Decisions

The first thing that needed to be accomplished was to assemble the bit-slice design with minimal hardware and hardware that was supported by the library given to us. For example, our LUT bit slice uses three 2:1 Multiplexers, we could have used a 4:1 multiplexer, but having done so, our design would have been more complex when designing our Magic layouts.

We also wanted to make sure that the wiring would not be too complex between each LUT slice. Since this is a binary tree computation, we made sure to hook up the hardware in that fashion as it made it much easier to visualize how this needed to be connected while keeping in mind that we must connect each one to achieve the desirable 50MHz clock frequency.

5 Block Diagrams

5.1 Top Level Diagram




Figure 4: Hierarchical Design in Logisim




Figure 5: Top Level Diagram (8 Inputs, 28-bit slice)

We can see that the slice design of a shift register is just made up of D-flip flops as shown in the above top level diagram for input P. Here we can see that we have P being twice the leaf nodes (8) in this case and the LUTs are all cascaded together giving us a total vector of 28 bits wide.

5.2 Bit Slice Design Scheme




Figure 6: LUT Slice in Logisim

Here we can see we have three 2:1 multiplexers, and 4 D-flip flops. We have the input of the LUT getting shifted through the d-flip flops. Each set of two outputs from the D-flip flops are connected to the inputs of the mux on select line A. Then the output from each mux will be fed into the final mux performing the computation on select line B.

5.3 Top Level Test Mode Diagram




Figure 7: Hierarchical Test Design in Logisim




Figure 8: Top Level Test Mode Diagram (8 Inputs, 28-bit slice)

This test mode is configured with two 2:1 multiplexers. Each multiplexer will select the input line whether we are in test or normal mode. In test mode enabled, we see that we need to feed in the last output of the shift register into the input of L_IN, where L_IN is the input data into the LUT. Also, the clock used to shift the P data in, must now be the same clock input for the LUT. If test mode is disabled, we can see that the multiplexer will select the L_IN to be the data configured by the user (not the data outputted from P).

6 VHDL Models with Test Mode

6.1 Top Level Module

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity top is
5      generic(
6          n      : integer := 2    -- number of levels in tree
7      );
8      port(
9          p_clk : in std_logic;    -- shift register clock
10         l_clk : in std_logic;    -- lut shift register clock
11         p_in  : in std_logic;    -- shift register input (P)
12         l_in  : in std_logic;    -- lut shift register input
13         t_en  : in std_logic;    -- test enable input
14         f_o   : out std_logic;   -- final output of computation
15         q_o   : out std_logic;   -- final lut shift register output
16     );
17 end top;
18
19 architecture rtl of top is
20
21     component lut is
22         port(
23             s_clk : in std_logic;    -- shift register clock
24             l_clk : in std_logic;    -- lut shift register clock
25             s_in  : in std_logic;    -- shift register input (P)
26             l_in  : in std_logic;    -- lut shift register input
27             t_po  : out std_logic;   -- p_out for test mode
28             t_co  : out std_logic;   -- p_clk for test mode
29             f_o   : out std_logic;   -- final output of computation
30             q_o   : out std_logic;   -- final lut shift register output
31         );
32     end component;
33
34     signal shift_clk : std_logic := '0';
35     signal l_shf_in  : std_logic := '0';
36     signal p_out     : std_logic := '0';
37
38 begin
39
40     -- test mux connects output of P into input of LUT and use same clock line
41     t_mux_1 : entity work.mux2x1 port map(l_clk , p_clk , t_en , shift_clk);
42     t_mux_2 : entity work.mux2x1 port map(l_in , p_out , t_en , l_shf_in);
43
44     lut_1 : entity work.lut
45     port map(
46         s_clk => p_clk ,
47         l_clk => shift_clk ,
48         s_in  => p_in ,
49         l_in  => l_shf_in ,
50         t_po  => p_out ,
51         f_o   => f_o ,
52         q_o   => q_o
53     );
54
55 end rtl;

```

Listing 1: Top Module




Figure 9: RTL Design of Top Level

6.2 Slice Modules

6.2.1 LUT

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lut_slice is
6      port(
7          clk_i    : in std_logic;
8          d        : in std_logic;
9          a        : in std_logic;
10         b        : in std_logic;
11         q        : out std_logic;
12         f        : out std_logic
13     );
14 end lut_slice;
15
16 architecture rtl of lut_slice is
17
18     component dffposx1 is
19         port(
20             clk : in std_logic;
21             d   : in std_logic;
22             q   : out std_logic
23         );
24     end component;
25
26     component mux2x1 is
27         port(
28             a : in std_logic;
29             b : in std_logic;
30             s : in std_logic;
31             x : out std_logic
32         );
33     end component;
34
35     — flip flop and mux outputs
36     signal ff_o      : std_logic_vector(4 downto 0) := (others => '0');
37     signal mux_o      : std_logic_vector(1 downto 0) := (others => '0');
38
39 begin
40
41     — shifting in from LSB to MSB
42     shift_gen_lut : for i in 0 to 3 generate
43         ff_lut_i : dffposx1
44         port map(
45             clk => clk_i ,
46             d   => ff_o(i),
47             q   => ff_o(i+1)
48         );
49     end generate;
50
51     — lut shift out is output from prev ff
52     q <= ff_o(4);
53     ff_o(0) <= d;
54
55     — select first two outputs of LUT
56     — on sel line A
57     mux1 : mux2x1 port map(ff_o(1), ff_o(2), a, mux_o(0));
58
59     — select last two outputs of LUT

```

```

60  -- on sel line A
61  mux2 : mux2x1 port map(ff_o(3), ff_o(4), a, mux_o(1));
62
63  -- select the outputs from
64  -- each mux on sel line B
65  mux3 : mux2x1 port map(mux_o(0), mux_o(1), b, f);
66
67  end rtl;

```

Listing 2: Lookup Table Slice Module




Figure 10: RTL Design of LUT Slice

6.2.2 Shift Register

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity shift_slice is
5      port(
6          clk_i    : in std_logic;
7          p        : in std_logic;
8          clk_o    : out std_logic;
9          q        : out std_logic
10     );
11  end shift_slice;
12
13  architecture rtl of shift_slice is
14
15      component dffposx1
16          port(
17              clk : in std_logic;
18              d   : in std_logic;
19              q   : out std_logic
20          );
21      end component;
22
23  begin
24
25      ff_p1 : dffposx1
26      port map(
27          clk => clk_i,
28          d   => p,
29          q   => q
30      );
31
32      clk_o <= clk_i;
33
34  end rtl;

```

Listing 3: Lookup Table Slice Module




Figure 11: RTL Design of Shift Register Slice

6.3 Gates

6.3.1 D-Flip Flop

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dffposx1 is
5      generic(
6          delay : time := 0 ps
7      );
8      port(
9          clk : in std_logic;
10         d   : in std_logic;
11         q   : out std_logic
12     );
13 end dffposx1;
14
15 architecture rtl of dffposx1 is begin
16     process(clk) begin
17         if rising_edge(clk) then
18             q <= d after delay;
19         end if;
20     end process;
21 end rtl;

```

Listing 4: D-Flip Flop Module

6.3.2 2:1 Multiplexer

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux2x1 is
5      generic(
6          delay : time := 0 ps
7      );
8      port(
9          a : in std_logic;
10         b : in std_logic;
11         s : in std_logic;
12         x : out std_logic
13     );
14 end mux2x1;

```

```

15
16 architecture rtl of mux2x1 is begin
17
18     x <= a after delay when (s = '0') else
19         b after delay when (s = '1');
20
21 end rtl;

```

Listing 5: 2:1 Multiplexer Module

6.4 VHDL Test Benches

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity lut_slice_tb is
6 end lut_slice_tb;
7
8 architecture behavior of lut_slice_tb is
9
10     signal clk      : std_logic := '0';
11     --signal clk_o   : std_logic;
12     signal di       : std_logic := '0';
13     signal a        : std_logic := '0';
14     signal b        : std_logic := '0';
15     signal q        : std_logic;
16     signal f        : std_logic;
17
18     component lut_slice
19     port(
20         clk_i      : in std_logic;
21         --clk_o     : out std_logic;
22         d          : in std_logic;
23         a          : in std_logic;
24         b          : in std_logic;
25         q          : out std_logic;
26         f          : out std_logic
27     );
28     end component;
29
30 begin
31
32     dut : lut_slice
33     port map(
34         clk_i  => clk,
35         --clk_o => clk_o,
36         d      => di,
37         a      => a,
38         b      => b,
39         q      => q,
40         f      => f
41     );
42
43     process
44
45         procedure clock is begin
46             clk <= '1';
47             wait for 10 ns;
48             clk <= '0';
49             wait for 10 ns;
50         end procedure clock;

```



```

51
52     begin
53
54         wait for 10 ns;
55         a   <= '1';
56         b   <= '1';
57
58         -- lut for AND gate
59         di <= '1';
60         wait for 10 ns;
61         clock;
62
63         di <= '0';
64         wait for 10 ns;
65         clock;
66
67         di <= '0';
68         wait for 10 ns;
69         clock;
70
71         di <= '0';
72         wait for 10 ns;
73         clock;
74
75         wait;
76
77     end process;
78
79 end behavior;

```

Listing 6: LUT Slice Test Bench Module

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use std.textio.all;
4  use work.txt_util.all;
5
6  entity top_tb is
7      generic(
8          --stim_file : string := "test_tree.sim"
9          stim_file : string := "two_tree.sim"
10     );
11 end top_tb;
12
13 architecture behavior of top_tb is
14
15     constant n : integer := 2;
16
17     signal p_clk : std_logic := '0';
18     signal l_clk : std_logic := '0';
19     signal p     : std_logic := '0';
20     signal l_in  : std_logic := '0';
21     signal f_o   : std_logic;
22     signal q_o   : std_logic;
23     signal t_en  : std_logic := '0';
24
25     signal p_in_vector : std_logic_vector((2**n)-1 downto 0);
26     signal lut_vector  : std_logic_vector((((2**n)-1)*4)-1 downto 0);
27
28     file stimulus : TEXT open read_mode is stim_file;
29
30     component top
31         generic(

```

```

32         n      : integer := 3      -- number of levels in tree
33     );
34     port(
35         p_clk : in std_logic;      -- p shift register clock
36         l_clk : in std_logic;      -- lut shift register clock
37         p_in  : in std_logic;      -- shift register input (P)
38         l_in  : in std_logic;      -- lut shift register input
39         t_en  : in std_logic;      -- test enable input
40         f_o   : out std_logic;      -- final output of computation
41         q_o   : out std_logic;      -- lut shift register output
42     );
43     end component;
44
45     begin
46
47         dut : top
48             generic map(
49                 n      => n
50             )
51             port map(
52                 p_clk => p_clk ,
53                 l_clk => l_clk ,
54                 p_in  => p ,
55                 l_in  => l_in ,
56                 t_en  => t_en ,
57                 f_o   => f_o ,
58                 q_o   => q_o
59             );
60
61         process
62
63             procedure clk_p_in is begin
64                 p_clk <= '1';
65                 wait for 10 ns;
66                 p_clk <= '0';
67                 wait for 10 ns;
68             end procedure clk_p_in;
69
70             procedure clk_lut_in is begin
71                 l_clk <= '1';
72                 wait for 10 ns;
73                 l_clk <= '0';
74                 wait for 10 ns;
75             end procedure clk_lut_in;
76
77             variable l: line;
78             variable p_in_str : string(1 to 2**n);
79             variable l_shf_str: string(1 to ((2**n)-1)*4);
80
81         begin
82
83             while not endfile(stimulus) loop
84
85                 -- load stimulus for this test
86                 readline(stimulus, l); read(l, p_in_str);
87                 p_in_vector <= to_std_logic_vector(p_in_str);
88
89                 readline(stimulus, l); read(l, l_shf_str);
90                 lut_vector <= to_std_logic_vector(l_shf_str);
91
92                 wait for 50 ns;
93
94                 -- clock in the P input
95                 for i in 0 to (2**n)-1 loop

```

```

96         p <= p_in_vector(i);
97         wait for 10 ns;
98         clk_p_in;
99     end loop;
100
101     -- clock in the "program" (lut functions)
102     for i in 0 to (((2**n)-1)*4)-1 loop
103         l_in <= lut_vector(i);
104         wait for 10 ns;
105         clk_lut_in;
106     end loop;
107
108 end loop;
109
110 report "Test Complete" severity note;
111 wait;
112
113 end process;
114
115 end behavior;

```

Listing 7: Top Level Test Bench Module

7 VHDL Waveform Plots and Results




Figure 12: AND Gate of LUT Slice




Figure 13: NAND Gate of LUT Slice




Figure 14: OR Gate of LUT Slice




Figure 15: NOR Gate of LUT Slice




Figure 16: XOR Gate of LUT Slice

Before we could go on with designing the top level in VHDL, we had to make sure that the slice itself worked first. Here we are just showing just a few waveforms from each function. As we can see here, each gate that was tested performed as expected.




Figure 17: Waveform for Top Test Bench

Since we are testing with 8 input values, there are 2^{28} combinations for the combinational functions. Since that is way more than we can test, we selected a few to test. We can see the results in the above waveform (Test Mode Disabled).




Figure 18: Waveform for Top Test Bench for Test Enabled

This is with Test Enabled for $N=2$. Here we can see the output of F at the very last clock cycle. In this case we tested the inputs 1111, and made sure our AND gate worked properly, and surely enough it works. We can see that F is high at the end of the simulation. We tested other functions and inputs as well, but we are just showing one waveform to keep things compact.

8 Work Division

Student	Task
Both	Pin-out Diagram.
Both	Explanation of how the chip works.
Both	Description of the major design decisions made.
Both	Inclusion and explanation of the test mode.
Silbak	VHDL LUT slice Module
Kasula	VHDL LUT slice Test Bench Module
Silbak	VHDL Top Level Module
Both	VHDL Top Level Test Bench Module
Silbak	LUT Slice Block Diagram
Kasula	LUT Slice Top Level Diagram

Table 3: Task Assignment