


Multifunction voltage regulator for car radio

Features

- Four outputs
 - 8.5V @ 200mA (V8P5)
 - 8/10V @ 1000mA selectable 10V or 8V (V810)
 - 3.3V @ 100mA permanent (VSTBY)
 - 3.3V @ 800mA (VREGSW)
- Two protected high side driver (HSD1, HSD2)
- Reset function
- Battery voltage (under/over) warning output
- Load dump protection
- Independent thermal shutdown on all regulators and HSDs
- Overcurrent limitation
- Storage CAP output (STCAP)
- Small CAP required by stability of regulators
- All pins ESD protected



Description

The L5959 contains a four voltage regulator and two protected HSDs. HSDs are protected against loss of ground and loss of battery.

The IC includes a monitoring circuit for detection.

The IC features a very low quiescent current in stand-by and independent thermal shutdown.

Table 1. Device summary

Order code	Package	Packing
L5959	Multiwatt15	Tube

Contents L5959

Contents

1	Bloc	k diagram5
2	Pins	description
	2.1	Pins connection
3	Elec	trical specification7
	3.1	Absolute maximum ratings
	3.2	Thermal data 7
	3.3	Electrical characteristics
4	Timi	ng diagrams
5	Pack	rage information
6	Revi	sion history

List of tables

List of tables

Table 1.	Device summary1
Table 2.	Enable logic
Table 3.	Absolute maximum ratings
Table 4.	Thermal data
Table 5.	Electrical characteristics
Table 6.	Document revision history

List of figures L5959

List of figures

Figure 1.	Block diagram	. 5
Figure 2.	Pins connection (top view)	
Figure 3.	Timing diagram of regulators and HSD	13
Figure 4.	STCAP and RST diagram	13
Figure 5.	VBATVW (over/under voltage warning)	14
Figure 6.	Independent thermal shutdown	
Figure 7.	RST glitch rejection	16
Figure 8.	Enable on/off delay	16
Figure 9.	Multiwatt15 (vertical) mechanical data and package dimensions	17

L5959 Block diagram

1 Block diagram

Figure 1. Block diagram




Table 2. Enable logic


EN2	EN1	EN0	VREGSW	V8P5	HSD1	V810 (8V)	V810 (10V)	HSD2
0	0	0	Off	Off	Off	Off	Off	Off
0	0	1	On	On	On	Off	On	On
0	1	0	On	Off	Off	Off	Off	Off
0	1	1	On	On	On	Off	Off	On
1	0	0	On	On	On	Off	Off	Off
1	0	1	On	On	On	Off	On	Off
1	1	0	On	On	On	On	Off	Off
1	1	1	On	On	On	On	Off	On

Pins description L5959

2 Pins description

2.1 Pins connection

Figure 2. Pins connection (top view)



3 Electrical specification

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{BATDC}	DC operating supply voltage	30	V
V _{BATTR}	Transient supply voltage	50	V
Io	Output current	internally limited	
R _{ESR}	Output capacitor series eq. resistance (MAX.)	0.5	Ω
T _{op}	Operating temperature range	-40 to 105	°C
T _{stg}	Storage temperature	-55 to 150	°C
T _j	Junction temperature	-55 to 150	°C
P _d	Power dissipation T _{case} = 85°C	43	W

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Multiwatt	Unit
R _{th j-case}	Thermal resistance junction to case max.	1.8	°C/W

3.3 Electrical characteristics

Table 5. Electrical characteristics

 $(V_S = 14.4V; T_{amb} = 25^{\circ}C; unless otherwise specified)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit		
INPUT SUPPLIES								
V _{bat}	Input supply	Operating	9		18	V		
V _{STCAP}	Input supply voltage 2	Operating	6		18	٧		
V _{bat}	Battery voltage	Reverse polarity		non operating				
V _{STCAP}	Input supply voltage 2	Reverse polarity		non operating				
Iq	Total quiescent current	EN0 = EN1 = EN2 = 0 V; VBAT = 14 V; I _{VSTBY} = 100 μA		55	75	μΑ		
V _{OV}	VBAT Over-voltage shutdown	Verify all outputs except VSTBY disabled and VBATVW* asserted low (VBAT Rising)	24	27	30	V		
V _{HYSOV}	Hysteresis of over-voltage shutdown		200	750	1500	mV		

Table 5. Electrical characteristics (continued)

($V_S = 14.4V$; $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{UV}	VBAT Under-voltage warning	Verify VBATVW* asserted low (VBAT Falling)	7	7.4	7.8	V
V _{HYSUV}	Hysteresis of under-voltage warning		70	300	500	mV
VSTBY						
V _o (VSTBY)	Output voltage of VSTBY		3.14	3.3	3.46	V
ΔV	Line regulation	V _{BAT} = 6 to 18V; I = 100mA	-10	0	+10	mV
ΔV _i	Load regulation	I _{VSTBY} = 0.5 to 100 mA	-40	-5	+10	mV
V _{over}	Over shoot	I _{VSTBY} = 100 to 0.5 mA, Co=1µF		2.5	6	%
Denn	Cumply valtage simple rejection	$I_{VSTBY} = 50 \text{ mA};$ $f_0 = 20 \text{ to 1 kHz};$ $VBAT = 14 V_{dc}, 1.0 V_{ac(pp)}$	50	70		dB
PSRR	Supply voltage ripple rejection	$I_{VSTBY} = 50 \text{ mA};$ $f_o = 20 \text{ to } 20 \text{ kHz};$ $VBAT = 14 \text{ V}_{dc}, 1.0 \text{ V}_{ac(pp)}$	45	55		dB
V _N	Output noise	Weighted filter $f_0 = 20 \text{ Hz to } 20 \text{ kHz}$ $I_{VSTBY} = 5 \text{ mA}$		85	200	μV
V	Drop out voltage	$I_{VSTBY} = 100 \text{mA}^{(1)}$			2.6	V
V_{drop}	Drop out voltage	I _{VSTBY} = 5 mA			2.3	V
I _m	Current limit	Rshort = 0Ω	150	200	300	mA
TS _{EN}	VSTBY thermal shutdown	I _{VSTBY} = 500 μA; Increase Ta until VSTBY disabled	150		190	°C
VREGSW						
V _o (VREGSW)	Output voltage 3.3V		3.14	3.3	3.46	٧
	VREGSW output tracking	I _{VSTBY} = 50 mA I _{VREGSW} = 0.5 to 800 mA Measure VSTBY – VREGSW	-40		40	mV
V _{TRK}	voltage on VSTBY	I _{VSTBY} = 0.5 mA to 100 mA I _{VREGSW} = 0.5 to 800 mA Measure VSTBY – VREGSW	-50		50	mV
ΔV	Line regulation	Vin1 = 9 to 18V; I = 800mA	-40	10	40	mV
ΔV _i	Load regulation	I _{VREGSW} = 1 to 800mA	-50	-15	10	mV

Table 5. Electrical characteristics (continued) $(V_S = 14.4V; T_{amb} = 25^{\circ}C; unless otherwise specified)$

Symbol	Parameter Parameter	Test Condition	Min.	Тур.	Max.	Unit		
PSRR	Supply voltage ripple rejection	$\begin{split} I_{VREGSW} &= 400 \text{ mA;} \\ f_{o} &= 20 \text{ to 1 kHz;} \\ VBAT &= 14 \text{ V}_{dc}, \text{ 1.0 V}_{ac(pp)} \end{split}$	50	70		dB		
TOTAL	Supply voltage ripple rejection	$\begin{split} I_{VREGSW} &= 400 \text{ mA;} \\ f_o &= 20 \text{ to } 20 \text{ kHz;} \\ VBAT &= 14 \text{ V}_{dc}, \text{ 1.0 V}_{ac(pp)} \end{split}$	45	55		dB		
V _N	Output noise	Weighted filter $f_0 = 20 \text{ Hz to } 20 \text{ kHz}$ $I_{VREGSW} = 5 \text{ mA}$		85	200	μV		
V_{drop}	Drop out voltage	I _{VREGSW} = 800 mA			2.6	V		
V _{drop}	Drop out voltage	I _{VREGSW} = 5 mA			2.3	V		
I _m	Current limit	Rshort = 0Ω	1	1.5	2.5	Α		
TS _{EN}	VREGSW thermal shutdown	l _{VREGSW} = 500 μA; Increase Ta until VREGSW disabled	150		190	°C		
t _{don}	Turn-on delay;	Ivregsw= 5mA	10	45	110	μs		
t _{doff}	Turn-off delay,	I _{VREGSW} = 700 mA		45	110	μs		
V8P5 (VBAT	=9.5V to 18 V)							
V _o (V8P5)	Output voltage 8.5V		8.3	8.5	8.7	V		
ΔV	Line regulation	VBAT = 9.5 to 18V; I = 200mA	-50	3.0	50	mV		
ΔVi	Load regulation	IV8P5 = 1 to 200mA	-30	3	20	mV		
PSRR	Supply voltage ripple rejection	I_{V8P5} = 100 mA; f_0 = 20 to 1 kHz; VBAT = 14 V _{dc} , 1.0 V _{ac(pp)}	50	60		dB		
TOTHT	oupply voltage ripple rejection	I_{V8P5} = 100 mA; f_0 = 20 to 20 kHz; VBAT = 14 V _{dc} , 1.0 V _{ac(pp)}	35	40		dB		
V _N	Output noise	Weighted filter $f_0 = 20 \text{ Hz to } 20 \text{ kHz}$ $I_{V8P5} = 5 \text{ mA}$		190	450	μV		
V _{drop}	Drop out voltage	IV8P5 = 200mA		0.45	0.9	V		
I _m	Current limit	Rshort = 0Ω	275	450	700	mA		
TS _{EN}	V8P5 thermal shutdown	I _{V8P5} = 500 μA; Increase Ta until V8P5 disabled	150		190	°C		
t _{don}	Turn-on delay;	I _{V8P5} = 5mA	10	45	110	μs		
t _{doff}	Turn-off delay,	I _{V8P5} = 200 mA		45	110	μs		
V810 (8V) (\	V810 (8V) (V _{BAT} = 9.2V to 18 V)							
V _{o (V810)}	Output voltage 8.0V		7.6	8.0	8.4	V		
ΔV	Line regulation	VBAT = 9.2 to 18V; I = 1000mA	-50	3	50	mV		

Table 5. Electrical characteristics (continued)

($V_S = 14.4V$; $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
ΔVi	Load regulation	I _{V810} = 0.5 to 1000 mA	-100	-20	10	mV	
PSRR	Supply voltage ripple rejection	$I_{V810} = 500 \text{ mA};$ $f_o = 20 \text{ to 1 kHz};$ $VBAT = 14 \text{ V}_{dc}, 1.0 \text{ V}_{ac(pp)}$	50	55		dB	
TOTAL		$I_{V810} = 500 \text{ mA};$ $f_o = 20 \text{ to } 20 \text{ kHz};$ $VBAT = 14 \text{ V}_{dc}, 1.0 \text{ V}_{ac(pp)}$	30	35		dB	
V _N	Output noise	Weighted filter $f_0 = 20$ Hz to 20 kHz $I_{V810} = 5$ mA		175	450	μV	
Vdrop	Drop out voltage	IV810(8V) = 1000mA ⁽¹⁾		0.45	0.9	V	
I _m	Current limit	Rshort = 0Ω	1.5	2.3	3.5	Α	
TS _{EN}	V810(8v) thermal shutdown	$I_{V810(8V)} = 500 \mu A$; Increase Ta until V810(8V) disabled	150		190	°C	
t _{don}	Turn-on delay;	$I_{V810(8V)} = 5mA$	10	45	110	μs	
t _{doff}	Turn-off delay,	$I_{V810(8V)} = 1000 \text{ mA}$		45	110	μs	
V810 (10V) (V _{BAT} =11.2V to 18 V)							
V _o (V810)	Output Voltage 10.0V		9.5	10.0	10.5	V	
ΔV	Line regulation	VBAT = 11.2 to 18V; I = 1000mA	-50	2.5	50	mV	
ΔVi	Load regulation	$I_{V810} = 0.5 \text{ to } 1000 \text{ mA}$	-100	-25	10	mV	
PSRR	Supply voltage ripple rejection	$I_{V810} = 500 \text{ mA};$ $f_o = 20 \text{ to 1 kHz};$ $VBAT = 14 \text{ V}_{dc}, 1.0 \text{ V}_{ac(pp)}$	50	55		dB	
TOTAL	Supply voltage ripple rejection	I_{V810} = 500 mA; f_o = 20 to 20 kHz; VBAT = 14 V _{dc} , 1.0 V _{ac(pp)}	30	35		dB	
V _N	Output noise	Weighted filter $f_0 = 20 \text{ Hz to } 20 \text{ kHz}$ $I_{V810} = 5 \text{ mA}$		175	450	μV	
Vdrop	Drop out voltage	IV810(10V) = 1000mA ⁽¹⁾		0.4	0.9	V	
I _m	Current limit	$R_{short} = 0\Omega$	1.5	2.3	3.5	Α	
TS _{EN}	V810(10V) thermal shutdown	$I_{V810(8V)}$ = 500 μ A; Increase Ta until V810(10V) disabled	150		190	°C	
t _{don}	Turn-on delay;	$I_{V810(8V)} = 5mA$	10	45	110	μs	
t _{doff}	Turn-off delay,	I _{V810(8V)} = 1000 mA		45	110	μs	
HIGH SIDE	DRIVER1						
\/drop@\\/	Dran voltage UDC1	Idc = 100mA		0.25	0.6	V	
VdropSW	Drop voltage HDS1	Idc = 200mA, t=5S		0.50	1.2	V	

Table 5. Electrical characteristics (continued) $(V_S = 14.4V; T_{amb} = 25^{\circ}C; unless otherwise specified)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _{STG}	HSD1 short to ground current	VHSD1=0V	240	300	400	mA
I _{STB}	HSD1 short to V _{BAT} current	VHSD1=VBAT		2	10	mA
$\Delta I_{Q(VBAT)}$	HSD1 bias current change	I _{HSD1} = 0 to 100 mA; Measure change in VBAT current		0.15	10	mA
TS _{EN}	HSD1 thermal shutdown	I _{HSD1} = 500 μA; Increase Ta until HSD1 disabled	150		190	°C
t _{don}	Turn-on delay;	I _{HSD1} = 10mA	10	50	110	μs
t _{doff}	Turn-off delay,	I _{HSD1} = 100 mA		70	110	μs
t _r	Rise time	10% to 90%, I _{HSD1} = 10mA		35	75	μs
HIGH SIDE I	DRIVER2					
\/	D	Idc = 300mA		0.2	0.6	V
VdropSW	Drop voltage HDS2	Idc =450mA, t=5S		0.3	1.2	V
I _{STG}	HSD2 short to ground current	VHSD2=0V	0.55	0.75	1	Α
I _{STB}	HSD2 short to V _{BAT} current	VHSD2=VBAT		3.5	10	mA
$\Delta I_{Q(VBAT)}$	HSD2 bias current change	I _{HSD2} = 0 to 300 mA; Measure change in VBAT current		0.15	10	mA
TS _{EN}	HSD2 thermal shutdown	IHSD2 = 500 μA; Increase Ta until HSD2 disabled	150		190	°C
t _{don}	Turn-on delay;	I _{HSD2} = 10mA	10	45	110	μs
t _{doff}	Turn-off delay,	I _{HSD2} = 300 mA		70	110	μs
t _r	Rise time	10% to 90%, I _{HSD2} = 10mA		30	75	μs
RST (open o	collector output)					
V _{TH}	VSTBY reset threshold	Force VSTBY low until RST* asserted	0.93 * VSTBY	0.95 * VSTBY	0.97 * VSTBY	V
V _{HYS}	Hysteresis of reset on rising VSTBY		10	50	200	mV
t _{rRST}	Rise time	10% to 90%, R_{RST} = 47 kΩ, C_{RST} = 50 pF		20	30	μs
t _{fRST}	Fall time	90% to 10%, R_{RST} = 47 kΩ, C_{RST} = 50 pF		300	1000	ns
V _{IH} _RSTDLY	RSTDLY input voltage threshold	Verify RST is de asserted	2.5	2.75	3.5	V
I _{SRC}	RSTDLY current	RSTDLY = 0 VDC	6	8.5	12	μΑ

Table 5. Electrical characteristics (continued)

($V_S = 14.4V$; $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
t _{por}	RST POR delay time	C _{RSTDLY} = 0.1 μF	20	30	50	ms	
T _{glitch}	Glitch rejection filter time		5	12.5	20	μs	
ENABLE INPUT (VREGSW, V8P5, V810, HSD1, HSD2)							
V _{IH}	Threshold recognized as high level				2.0	V	
V _{IL}	Threshold recognized as low level		0.8			V	
V _{HYSEN}	Hysteresis of enable		0.15	0.35		V	
I _{LKGEN}	Enable input pull-down current	$V_{EN} = V_{IL(mIN)}$ to VSTBY	10	30	50	μΑ	

Drop condition means that the supply voltage drop down to 100 mV from the regulated output and the regulator is sourcing its maximal load.

^{2.} Stability Request is design info, not tested.

L5959 Timing diagrams

4 Timing diagrams







Figure 4. STCAP and RST diagram



Timing diagrams L5959




Figure 5. VBATVW (over/under voltage warning)

L5959 Timing diagrams




Figure 6. Independent thermal shutdown

Timing diagrams L5959

Figure 7. RST glitch rejection





Figure 8. Enable on/off delay




L5959 Package information

5 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 9. Multiwatt15 (vertical) mechanical data and package dimensions



Revision history L5959

6 Revision history

Table 6. Document revision history

Date	Revision	Changes
26-Jun-2006	1	Initial release.
28-Aug-2007	2	Minor changes, improved quality of the drawings.
17-Sep-2013	3	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

