

AU6850 Datasheet

USB Host MP3 Decoder SOC

Rev 1.0

Nov 24, 2007



DISCLAIMER

All information and data contained in this document are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this document invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Shanghai Mountain View Silicon Technology Co. Ltd.("MVSILICON") does not assume responsibility for patent infringements or other rights of third parties that may result from its use.

No part of this publication may be reproduced, photocopied, stored in a retrieval system, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of Shanghai Mountain View Silicon Technology Co. Ltd.

Shanghai Mountain View Silicon Technology Co. Ltd. assumes no responsibility for any errors contained herein.



Revision History

Data	Revision	Description
2007-11-24	1.0	Initial release

MVSILICON

AU6850 USB HOST MP3 DECODER SOC

Contents

Revision History	iii
Contents	iv
Figures	V
Tables	vi
1. Overview	1
1.1 Features	1
1.2 Chip Architecture	2
2. System Application	4
3. Pin Description	
3.1 AU6850A Pin Description	5
3.2 AU6850 Pin Description	7
4. Package	
4.1 Package Diagram	
4.2 Package Dimension Parameter	
5. Electrical Specification	
5.1 Absolute Maximum Ratings (Note 1)	
5.2 Recommended Operating Conditions	
5.3 Electrical Characteristics	
Contact Information	



Figures

Figure 1 AU6850A Functional Block Diagram	2
Figure 2 AU6850 Functional Block Diagram	
Figure 3 MP3 Mini Audio System	4
Figure 4 AU6850A Package Diagram (LQFP100-14x14mm / TOP View)	9
Figure 5 AU6850 Package Diagram (LQFP64-10x10mm / TOP View)	10
Figure 6 LQFP100-14x14mm Package Dimension Parameter	1
Figure 7 LOFP64-10x10mm Package Dimension Parameter	12

MVSILICON

AU6850 USB HOST MP3 DECODER SOC

Tables

Table 1 AU6850A Pin Description	4
Table 2 AU6850 Pin Description	
Table 3 Absolute Maximum Ratings	
Table 4 Recommended Operating Conditions	
Table 5 Electrical Characteristics	. 13

1. Overview

A highly integrated SOC for MP3 player, AU6850 integrates MCU, MP3 decoder, USB Host controller, SD/MMC card controller, a 16-bit audio decoder and an IR decoder in a single chip. Besides AU6850 embedded a 32KB OTP memory, which provide an ultra low cost, low power consumption, flexible and more powerful Host MP3 player solution compared with other traditional flash-MP3 player.

1.1 Features

- Low power 0.18um CMOS technology
- Power supply 1.8V/3.3V, power consumption 80mW
- Enhanced 8051, up to 10 times faster than standard 8051
- Dynamic MCU running clock frequency adjustment to reduce power consumption and EMI
- USB2.0 full-speed host controller
- SD/MMC card controller
- Support MPEG 1/2/2.5 layer3 decoding, data rate 32kbps ~ 320kbps, including VBR
- Support 9 sampling frequency:
 8kHz/11.025kHz/12kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz
- Embedded sound equalizer
- Support tag format ID3v1 and ID3v2.4
- Support FAT16/FAT32 file system
- Embedded 16-bit sigma-delta audio DAC
- Embedded headphone amplifier
- Support IR Remote control
- GPIO for various purposes
- Embedded 32KB OTP memory for program code storage
- Support external NOR flash for program code storage (AU6850A only)
- Support in-system debug through external emulator (AU6850A only)



1.2 Chip Architecture




Figure 1 AU6850A Functional Block Diagram




Figure 2 AU6850 Functional Block Diagram



2. System Application

• MP3 mini audio system




Figure 3 MP3 Mini Audio System



3. Pin Description

AU6850A/AU6850 is a CMOS device. Floating level on input signals causes unstable device operation and abnormal current consumption. Pull-up or Pull-down resistors should be used appropriately for input or bidirectional pins.

Notation	Description
Ι	Input
0	Output
I/O	Bidirectional
I/OD	Bidirectional, Open drain output
AI	Analog Input
AO	Analog Output
PWR	Power
GND	Ground

3.1 AU6850A Pin Description

Table 1 AU6850A Pin Description

Pin name	Pin#	Type	Description	
			NOR flash memory interface pins	
FSH_DB [7:6]	17:18	I/O	Flash memory data bus	
FSH_DB [5:2]	22:25	I/O	Flash memory data bus	
FSH_DB [1:0]	32:33	I/O	Flash memory data bus	
FSH_AB[15:14]	61:62	I/O	Flash memory address bus	
FSH_AB[13]	64	I/O	Flash memory address bus	
FSH_AB[12]	60	I/O	Flash memory address bus	
FSH_AB[11]	68	I/O	Flash memory address bus	
FSH_AB[10]	43	I/O	Flash memory address bus	
FSH_AB[9]	67	I/O	Flash memory address bus	
FSH_AB[8]	65	I/O	Flash memory address bus	
FSH_AB[7:6]	54:53	I/O	Flash memory address bus	
FSH_AB[5:4]	44:45	I/O	Flash memory address bus	
FSH_AB[3:1]	35:37	I/O	Flash memory address bus	
FSH_AB[0]	42	I/O	Flash memory address bus	
	·	·	USB interface pins	
DP	49	I/O	USB Function D+ bus	
DM	48	I/O	USB Function D- bus	



			CARD interface pins	
CD CLV	5.0			
SD_CLK	56	0	SD Card clock	
SD_CMD	58	I/O	SD Card command line	
SD_DAT	59	I/O	SD Card data line	
	Т	1	Remote control pin	
IR	21	I	Inferred remote controller signal	
			DAC AUDIO interface pins	
HPOUTL	4	AO	Head phone left channel output	
HPOUTR	1	AO	Head phone right channel output	
VREF	7	AO	Internal voltage reference	
		•	GPIO/MCU IO pins	
P1[7:3]	88:84	I/OD	MCU P1 PORT	
P1[2:0]	71:69	I/OD	MCU P1 PORT	
P0[1]	16	I/OD	MCU P0 PORT, can used as RXD	
P0[0]	15	I/OD	MCU PO PORT, can used as TXD	
GP_A[7:4]	79:76	I/OD	GPIO Bank A PORT	
GP_A[3:2]	73:72	I/O	GPIO Bank A PORT	
GP A[1:0]	52:51	I/O	GPIO Bank A PORT	
	41:38	I/O	GPIO Bank B PORT	
GP_B[7:4]	29:26	I/O	GPIO Bank B PORT	
GP_B[3:0]	29.20	I/O		
	1	1.	CLK & Reset pins	
XIN	11	I	Crystal oscillator input for PLL	
XOUT	12	О	Crystal oscillator output for PLL	
RESETn	20	I	System reset, active low	
			Debug pin	
DEBUG	93	I	When tied high, chip enter into debug mode and use	
			external emulator. When tie low, chip works in normal	
			mode	
EXROM	94	I	When tied high, chip use external flash as MCU program	
			code rom. When tie low, chip use internal OTP as MCU	
			program code rom.	
			Power/Ground pins	
AVDD33	5	PWR	Analog power for DAC(3.3V)	
	6			
AVSS	3	GND	Analog ground for DAC	
	2			
PLL_AVSS	8	GND	Analog ground for PLL	
PLL_AVDD18	9	PWR	Analog power for PLL(1.8V)	
VDD33	13	PWR	Digital power for I/O(3.3V)	
	34			
	50			
	55			
	74			
	92			
VSS	19	GND	Digital IO/core ground	
	30			
	47			
	57			
	66			
	81			
VDD18	10	PWR	Digital power for core (1.8V)	



	31 46 63 80		
Reserved	100:95 91:89 83:82 75 14	NC	Don't used, leave them floating

3.2 AU6850 Pin Description

Table 2 AU6850 Pin Description

Pin#	Type	Description	
		USB interface pins	
31	I/O	USB Function D+ bus	
30	I/O	USB Function D- bus	
		CARD interface pins	
36	О	SD Card clock	
38	I/O	SD Card command line	
39	I/O	SD Card data line	
		Remote control pin	
16	I	Inferred remote controller signal	
		DAC AUDIO interface pins	
3	AO	Headphone left channel output	
1	AO	Headphone right channel output	
5	AO	Internal voltage reference	
		GPIO/MCU IO pins	
59:55	I/OD	MCU P1 PORT	
44:42	I/OD	MCU P1 PORT	
13	I/OD	MCU P0 PORT, can used as RXD	
12	I/OD	MCU P0 PORT, can used as TXD	
52:49	I/O	GPIO Bank A PORT	
46:45	I/O	GPIO Bank A PORT	
34:33	I/O	GPIO Bank A PORT	
		GPIO Bank B PORT	
20:17	I/O	GPIO Bank B PORT	
		CLK & Reset pins	
9	I	Crystal oscillator input for PLL	
10	0	Crystal oscillator output for PLL	
15	I	System reset, active low	
		Power/Ground pins	
4	PWR	Analog power for DAC(3.3V)	
2	GND	Analog ground for DAC	
	31 30 36 38 39 16 3 1 5 59:55 44:42 13 12 52:49 46:45 34:33 27:24 20:17	31	



PLL_AVSS	6	GND	Analog ground for PLL
PLL_AVDD18	7	PWR	Analog power for PLL(1.8V)
VDD33	11	PWR	Digital power for I/O(3.3V)
	23		
	32		
	35		
	47		
	60		
VSS	14	GND	Digital IO/core ground
	21		
	29		
	37		
	41		
	54		
VDD18	8	PWR	Digital power for core (1.8V)
	22		
	28		
	40		
	53		
Reserved	64:61	NC	Don't used, leave them floating
	48		



4. Package

4.1 Package Diagram




Figure 4 AU6850A Package Diagram (LQFP100-14x14mm / TOP View)






Figure 5 AU6850 Package Diagram (LQFP64-10x10mm / TOP View)

Notes: The "NC" IO in these diagrams means "not connected", please leave them floating.



4.2 Package Dimension Parameter




Figure 6 LQFP100-14x14mm Package Dimension Parameter

TOTAL	M	MILLIMETER	R.
SIMBOL	MIN	NOM	MAX
A	I		1.60
A1	0.05	0.15	0.25
A2	1.30	1.40	1.50
A3	0.54	0.64	0.74
þ	0.19	I	0.27
b1	0.18	0.20	0.23
С	0.13		0.18
cl	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.80	10.00	10.20
Е	11.80	12.00	12.20
E1	9.80	10.00	10.20
е)	0.50BSC	
Т	0.45	09.0	0.75
L1		1.00BSC	
θ	0	I	°×




Figure 7 LQFP64-10x10mm Package Dimension Parameter



5. Electrical Specification

5.1 Absolute Maximum Ratings (Note 1)

Table 3 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage (IO)	VCC_IO_AB	-0.5 to 4.6	V
Power Supply Voltage (Core)	VCC_CORE_AB	0 to 2	V
Power Supply Voltage (PLL)	VCC_PLL_AB	-0.2 to 2.2	V
Power Supply Voltage (DAC)	VCC_DAC_AB	-0.3 to 3.6	V
Storage Temperature	TEMP_STG	-65 to 150	С

5.2 Recommended Operating Conditions

Table 4 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage (IO)	VCC_IO_OP	3.0	3.3	3.6	V
Power Supply Voltage (Core)	VCC_CORE_OP	1.62	1.8	1.98	V
Power Supply Voltage (PLL)	VCC_PLL_OP	1.62	1.8	1.98	V
Power Supply Voltage (DAC)	VCC_DAC_OP	3.0	3.3	3.6	V
Input Voltage (digital)	VIN	0		3.6	V
Operating Temperature	TEMP_OPR	0		70	C

5.3 Electrical Characteristics

Table 5 Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VIH	Input High Voltage		2.0		3.6	V
VIL	Input Low Voltage		0		0.8	V
VOH	Output high voltage	@IOH=2mA	2.4			V
VOL	Output low voltage	@IOL=2mA			0.4	V
IOL	Low level output current for 8mA pins	@VOL = 0.4V	9.4	15.9	19.8	mA
ЮН	Low level output current for 8mA pins	@VOH = 2.4V	11.2	23.8	38.3	mA
IL	Input leakage current		-10		10	uA
IOZ	Tri-state output leakage current		-10		10	uA
P_PLAY	Power consumption when playing	Playing mode		80		mW

Note:

1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.



Contact Information

Shanghai Mountain View Silicon Technology Co Ltd

Shanghai Headquarter:

Suite 403, Jinying Tower A, 1518 Minsheng Road, Pudong New Area,

Shanghai, P.R. China Zip code: 200135 Tel: 86-21-68549851

Fax: 86-21-68549859

Shenzhen Sales & Technical Support Office:

Suite 8C Olympic Plaza, Shangbao Road, Futian District,

Shenzhen, Guangdong, P.R. China

Zip code: 518034

Tel: 86-755-83522955 Fax: 86-755-83522957

Email: support@mvsilicon.com Website: http://www.mvsilicon.com