




Gisselquist
Technology, LLC

Building Generic Bus Properties

Daniel E. Gisselquist, Ph.D.
December, 2019





▷ Bus Properties

Four Properties

1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

AXI Properties

Bus Properties



Four Properties



Bus Properties

▷ Four Properties

1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

AXI Properties


1. Everything gets cleared following a reset
2. Whenever the bus is stalled, the request doesn't change
3. There should be no acknowledgments without a prior request
4. All requests should (eventually) get a response



1. Reset



1. Everything gets cleared following a reset




```
assert property (@(posedge i_clk)  
    i_reset ==> !o_ack);
```



1. Reset



1. Everything gets cleared following a reset



```
assert property (@(posedge i_clk)  
    i_reset ==> !o_ack);
```


```
assume property (@(posedge i_clk)  
    i_reset ==> !i_request);
```



1. Reset



1. Everything gets cleared following a reset




```
assert property (@(posedge i_clk)
    i_reset ==> !o_ack);
```

```
assume property (@(posedge i_clk)
    i_reset ==> !i_request);
```


```
assert property (@(posedge i_clk)
    i_reset ==> (f_outstanding == 0));
```



2. Stalls



2. Whenever the bus is stalled, the request doesn't change




```
assert property (@(posedge i_clk)  
    i_request && o_stall && (!i_reset)  
    |=> i_request && $stable(request_details));
```



3. Extra Acks



3. There should be no acknowledgments without a prior request




```
assert property (@(posedge i_clk)
    (f_outstanding == 0)
    |-> !o_ack);
```





4. No Lockups



4. All requests should (eventually) get a response



```
assert property (@(posedge i_clk)
    (f_outstanding > 0)&&(!o_ack)
    |-> (f_ack_delay < MAXIMUM_DELAY));
```



Bus Properties

▷ AXI Properties


AXI Signals

1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

AXI Properties



AXI Signals



Bus Properties

AXI Properties

▷ AXI Signals

1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

Global Signals	Write Address	Write Data	Write Return	Read Address	Read Return
ACLK ARESETN	AWVALID AWREADY	WVALID WREADY	BVALID BREADY	ARVALID ARREADY	RVALID RREADY
	AWADDR AWPROT	WDATA WSTRB	BRESP	ARADDR ARPROT	RRESP RDATA
	AWID AWLEN AWSIZE AWBURST AWLOCK AWCACHE	WLAST	BID	ARID ARLEN ARSIZE ARBURST ARLOCK ARCACHE	RID RLAST
	AWQOS			ARQOS	
	AWUSER	WUSER	BUSER	ARUSER	RUSER



AXI Signals



Bus Properties

AXI Properties

AXI Signals

1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

Global Signals	Write Address	Write Data	Write Return	Read Address	Read Return
ACLK ARESETN	AWVALID AWREADY	WVALID WREADY	BVALID BREADY	ARVALID ARREADY	RVALID RREADY
	AWADDR AWPROT	WDATA WSTRB	BRESP	ARADDR ARPROT	RRESP RDATA
					RID RLAST
	AWSIZE AWBURST AWLOCK AWCACHE			ARSIZE ARBURST ARLOCK ARCACHE	
	AWQOS			ARQOS	
	AWUSER	WUSER	BUSER	ARUSER	RUSER

AXI-lite doesn't quite require so many



AXI Signals



Bus Properties

AXI Properties

AXI Signals


1. Reset
2. Stalls
3. Extra Acks
4. No Lockups

Global Signals	Write Address	Write Data	Write Return	Read Address	Read Return
ACLK ARESETN	AWVALID AWREADY	WVALID WREADY	BVALID BREADY	ARVALID ARREADY	RVALID RREADY
	AWADDR AWPROT	WDATA WSTRB	BRESP	ARADDR ARPROT	RRESP RDATA
	AWID AWLEN	WLAST	BID	ARID ARLEN ARSIZE ARBURST ARLOCK ARCACHE	RID RLAST
	AWCACHE				
	AWQOS			ARQOS	
	AWUSER	WUSER	BUSER	ARUSER	RUSER

We'll focus on the read channels for today's presentation



1. Reset



Bus Properties

AXI Properties

AXI Signals

▷ 1. Reset


2. Stalls

3. Extra Acks

4. No Lockups

1. Everything gets cleared following a reset

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_RVALID
f_outstanding



How might you write the properties to describe this?




1. Reset



1. Everything gets cleared following a reset

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_RVALID
f_outstanding



How might you write the properties to describe this?

```
// The slave assume master signals
assume property (@(posedge i_clk)
    !S_AXI_ARESETN ==> !S_AXI_ARVALID);

// Asserts its own outputs
assert property (@(posedge i_clk)
    !S_AXI_ARESETN ==> !S_AXI_RVALID);
```

Bus Properties

AXI Properties

AXI Signals

▷ 1. Reset

2. Stalls

3. Extra Acks

4. No Lockups



2. Stalls



Bus Properties


AXI Properties


AXI Signals

1. Reset
- ▷ 2. Stalls
3. Extra Acks
4. No Lockups

2. Whenever the bus is stalled, the request doesn't change

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY





Bus Properties


AXI Properties

AXI Signals

1. Reset
- ▷ 2. Stalls
3. Extra Acks
4. No Lockups

2. Whenever the bus is stalled, the request doesn't change

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY



```

assume property (@(posedge i_clk)
    ( S_AXI_ARESETN )
    && S_AXI_ARVALID && !S_AXI_ARREADY
    | => S_AXI_ARVALID && $stable( S_AXI_ARADDR ));

assert property (@(posedge i_clk)
    ( S_AXI_ARESETN )
    && S_AXI_RVALID && !S_AXI_RREADY
    | => S_AXI_RVALID && $stable( S_AXI_RDATA ));
  
```




3. Extra Acks



3. There should be no acknowledgments without a prior request

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY
S_AXI_RVALID
S_AXI_RREADY
f_outstanding



Bus Properties

AXI Properties

AXI Signals

1. Reset
2. Stalls
- ▷ 3. Extra Acks
4. No Lockups




3. Extra Acks



3. There should be no acknowledgments without a prior request

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY
S_AXI_RVALID
S_AXI_RREADY
f_outstanding



```
assert property (@(posedge i_clk)
    (f_outstanding == 0)
    |-> !S_AXI_RVALID);
```




4. No Lockups



4. All requests should (eventually) get a response

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY
S_AXI_RVALID
S_AXI_RREADY
f_outstanding
f_ack_delay



Bus Properties

AXI Properties

AXI Signals

1. Reset

2. Stalls

3. Extra Acks

▷ 4. No Lockups




4. No Lockups



4. All requests should (eventually) get a response

S_AXI_ACLK
S_AXI_ARESETN
S_AXI_ARVALID
S_AXI_ARREADY
S_AXI_RVALID
S_AXI_RREADY
f_outstanding
f_ack_delay



```
assert property (@(posedge i_clk)
    (f_outstanding > 0) && (!S_AXI_RVALID)
    |-> (f_ack_delay < MAXIMUM_DELAY));
```