



Topic 5. Pipelined CPU supporting multicycle operations

浙江大学计算机学院

2021年9月

Outline



- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures
- Checkpoints







- Understand the principle of piplines that support multicycle operations.
- Master the design methods of piplines that support multicycle operations.
- Master verification methods of pipelined CPU supporting multicycle operations.



Experiment Task




 Redesign the pipelines with IF/ID/FU/WB stages and FU stage supporting multicycle operations.

Redesign of CPU Controller.

Verify the Pipelined CPU with program and observe the execution of program.










IF	ID	FU	WB








IF	ID	FU-MUL	WB				
	IF	ID		FU	WB		
·		IF	II)	FU	WB	







- Predict-not-taken
- Condition and Addr. Calculation in FU









NO.	Instruction	Addr.	Label	ASM	Comment
0	0000013	0	start:	addi x0, x0, 0	
1	00402103	4		lw x2, 4(x0)	
2	00802203	8		lw x4, 8(x0)	
3	004100b3	С		add x1, x2, x4	
4	fff08193	10		addi x3, x1, -1	
5	00c02283	14		lw x5, 12(x0)	
6	01002303	18		lw x6, 16(x0)	
7	01402383	1C		lw x7, 20(x0)	
8	40220433	20		sub x8,x4,x2	
9	ffd50493	24		addi x9,x10,-3	
10	00520c63	28		beq x4,x5,label0	
11	00420a63	2C		beq x4,x4,label0	
12	03000a13	30		addi x20,x0,48	
13	03400a13	34		addi x20,x0,52	
14	03800a13	38		addi x20,x0,56	







NO.	Instruction	Addr.	Label	ASM	Comment
15	03c00a13	3C		addi x20,x0,60	
16	00004537	40	label0:	lui x10,4	
17	014005ef	44		jal x11,20	
18	04800a13	48		addi x20,x0,72	
19	04c00a13	4C		addi x20,x0,76	
20	05000a13	50		addi x20,x0,80	
21	05400a13	54		addi x20,x0,84	
22	ffff0617	58		auipc x12, 0xffff0	
23	0223c6b3	5C		div x13, x7, x2	
24	02520733	60		mul x14, x4, x5	
25	022687b3	64		mul x15, x13, x2	
26	00400813	68		addi x16, x0, 4	
27	000008e7	6C		jalr x17,0(x0)	







NO.	Data	Addr.	Comment	NO.	Instruction	Addr.	Comment
0	000080BF	0		16	00000000	40	
1	8000000	4		17	00000000	44	
2	0000010	8		18	00000000	48	
3	0000014	С		19	00000000	4C	
4	FFFF0000	10		20	A3000000	50	
5	0FFF0000	14		21	27000000	54	
6	FF000F0F	18		22	79000000	58	
7	F0F0F0F0	1C		23	15100000	5C	
8	00000000	20		24	00000000	60	
9	00000000	24		25	00000000	64	
10	00000000	28		26	00000000	68	
11	00000000	2C		27	00000000	6C	
12	00000000	30		28	00000000	70	
13	00000000	34		29	00000000	74	
14	00000000	38		30	00000000	78	
15	00000000	3C		31	00000000	7C	

Test Bench




```
RV32core core(
   .debug_en(1'b0),
   .debug_step(1'b0),
   .debug_addr(7'b0),
   .debug_data(),
   .clk(clk),
   .rst(rst),
   .interrupter(1'b0)
initial begin
   clk = 0;
   rst = 1;
   #2 rst = 0;
end
always #1 clk = ^{\sim}clk;
```




Simulation (1)





Simulation (2)








Simulation (3)









Simulation (4)





Simulation (5)








Simulation (6)







Simulation (7)







Checkpoints



• CP 1:

Waveform Simulation of the Pipelined CPU with the verification program

• CP 2:

FPGA Implementation of the Pipelined CPU with the verification program





Thanks

