Lecture 23

Multiple clocks

1) AddStak & SubStak are clocked under @posedge Vt15clock always statement. Therefore you can expect FFs for both of these variables.

2) Left hand side variable will get the calculated value of right hand side at @posedge Vt15clock.



3) Similarly, Ds1 clock posedge Ds1Add, Ds1Sub will have values of AddStak & SubStak.. Ds1Add & Ds1Sub will also synthesize as FF with @posedge Ds1 clock.

Multi-phase clocks



Async Pre Clr Counter

~~will find out more method of doing the same thing.~~

~~Preset~~	~~Clear~~	~~UpDown~~	~~PresetData~~	Counter
1	0			
0	1			

step 1: Preset Logic

preset	Preset Data		PD Preset Data pins at FF	
	1	0	1	0
0	0	0	don't care	don't care
	0	1		
	1	0		
	1	1		
1	0	0	0	0
	0	1	0	1
	1	0	1	0
	1	1	1	1

presetData I/p

PD[1]

Preset \	00	01	11	10
0	X 0	X 1	X 3	X 2
1	4	5	1 7	1 6

PD[0]

0	X 0	X 1	X 3	X 2
1	4	1 5	1 7	6

PD[1] = Preset. PresetData[1]

PD[0] = Preset. PresetData[0]

Step 2: finding the CD (clear Data Pin equations). Please note CD has dependency on Preset (since the priority logic).

preset	clear	PresetData		clear Data (CD)	
		1	0	1	0
0	0	0	0	X	don't care condition (minterm)
		0	1		
		1	0		
		1	1		
0	1	0	0	0	0
		0	1	0	0
		1	0	0	0
		1	1	0	0
1	0	0	0	X	don't care condition (min terms) taken care by Preset
		0	1		
		1	0		
		1	1		
1	1	0	0	0	0
		0	1	0	1
		1	0	1	0
		1	1	1	1

(d)

CD[1]



CD[0]



we need to simplify for zero's and take inversion / need to simplify for max terms.

$$\overline{CD[1]} = \overline{Preset} \cdot clear + Preset \cdot \overline{PresetData[1]}$$

$$= (\overline{clear} + Preset)\,(\overline{Preset} + \overline{PresetData[1]})$$

$$\overline{CD[0]} = \overline{Preset} \cdot clear + Preset \cdot \overline{PresetData[0]}$$

$$= (\overline{clear} + Preset)\,(Preset + \overline{PresetData[0]})$$

CD[1], CD[0] expression are for when CD[1], CD[0] become zero. However, we want whenever we have CD[1] = 1 / CD[0] = 1 we want ff output to zero. so, we have to connect $\overline{CD[1]}$ and $\overline{CD[0]}$ to ff inputs.

* UpDown should be connected to SP pin of FF.

* we need to derive D_1, D_0 input equations for FF.

UpDown	current state		Next state (counts)			
			D_1	D_0	D_1	D_0
0	0	0	X/0 (A)*	1	X/0	1
0	0	1	X/0	0	X/0	0
0	1	0	X/0	0	X/0	1
0	1	1	X/0	1	X/0	0
1	0	0	0	0/X	1	0/X (B)*
1	0	1	1	0/X	0	0/X
1	1	0	1	0/X	1	0/X
1	1	1	0	0/X	0	0/X

(A)* 0, 1, 2, 3 terms are don't care for D_1

(B)* 4, 5, 6, 7 terms are don't care for D_0.

Counter

NS[1]



$D_1 = \overline{CS[1]} \cdot CS[0] + CS[1] \cdot \overline{CS[0]}$

NS[1]



$D_0 = \overline{CS[1]}\,\overline{CS[0]} + CS[1] \cdot CS[0]$

NS[0]



$D_1 = \overline{CS[0]}$



$D_0 = \overline{CS[0]}$

Async flip-flop :→ [1 method → you will find one more method.] (4)

always @ (negedge Reset or negedge Set or negedge clkA)

if (!Reset)

Nextstate <= 12; → 1100 ✓

else if (!Set)

Nextstate <= 5; → 0101 ✓

else

Nextstate <= Currentstate;

1> FFs with Preset/clear will be used.

2> It is to be noted that

Nextstate[0] / Nextstate[3] ⇒ FF will have both Preset and clear terminals.

Nextstate[1] ⇒ FF will have only clear terminal since '0' is assigned under both the conditions.

Nextstate[2] ⇒ FF will have only Preset terminal since '1' is assigned under both the conditions.

1100
0101

Reset	Set	Nextstate[0]
0	0	0
0	1	0
1	0	1
1	1	→ this condition take care by clkA.

PD = Reset.$\overline{Set}$

CD = $\overline{Reset}$



$PD = Reset \cdot \overline{Set}$

$CD = \overline{Reset}$

NextState[1] //

1100
0101

Reset	Set	NextState[1]
0	0	0
0	1	0
1	0	0
1	1	→ ClkA takes care of this condition

⟹ all are 0's ⟹ only CD pin needed.



$CD = \overline{Set} + \overline{Reset}$

[illegible]

⟹



NextState[2]

Reset	Set	NextState[2]
0	0	1
0	1	1
1	0	1

⇒ all are '1's ⇒ only PD pin needed.

1	1	→ clock takes care of this condition



$PD = \overline{Set} \cdot \overline{Reset}$



NextState[3]:

Reset	Set	NextState[3]	
0	0	1	PD logic
0	1	0	
1	0	0	CD Logic
1	1		

1100
0101



CD = Reset . $\overline{Set}$



PD =

PD = ! Reset

PDN = $\overline{!Reset = Reset}$



please note PDN / CDN (*)

$\overline{ser . Reset}$ = Set + $\overline{Reset}$

Async Flip_Flop:

I-Method.

working out the equations for PD & CD inputs. In this particular example Reset/clear both depend on the Reset & Set.

Reset	Set	NS PD 3	PD 2	PD 1	PD 0	CD 3	CD 2	CD 1	CD 0
0	0	1	1					0	0
0	1	1	1					0	0
1	0		1		1	0		0	
1	1								

(A) Represent Nextstate [1] FF do not need Preset pin

(B) Represent/indicate that Nextstate [2] FF do not need CD pin.

NS [3]

PD[3]	0	1
0	1	1
1		

$PD[3] = \overline{Reset}$

NS

PD[2]	0	1
0	1	1
1	1	

$PD[2] = \overline{Set} + \overline{Reset}$

NS

PD[0]	0	1
0		
1	1	

$PD[0] = Reset \cdot \overline{Set}$

NS
PD[1] not needed

$PD[3] = Reset$

NS

CD[3]



$CD[3] = \overline{Reset} + Set$

we need to take inverter of Q & connect it to CD[3] pin

$CD[3] = \overline{Set + \overline{Reset}}$

CD[2]



No-need

CD[1]



$CD[1] = Set + Reset$

we need to take complement of Q & connect it to CD[1] pin.

$CD[1] = \overline{Set . Reset}$

CD[0]



$CD[0] = Reset$

we need to take complement & connect it to the CD[0] pin.

$CD[0] = \overline{Reset}$


Nextstate 1
current state 1
D
Q
CLK
CD
EN
Nextstate 0
current state 0
PD
D
Q
CLK
CD
EN
set
Nextstate 2
current state 2
PD
D
Q
CLK
EN
Reset
Nextstate 3
current state 3
D
PD
Q
CLK
CD
EN
CLKA

Sync Preset Counter

≠ We will synthesize with option 2, where Preset & clear logic will be directed towards D inputs. Furthermore, we will use FF with two D_1, D_0 inputs & DataSelector pin.

≠ First observation is the following, truth table will be large since we have more no. of i/p variables

Ex:

preset	Preset Data	up down	CS	NS
			1 0	1 0

≠ 6 i/p variables:

≠ So, let's deal with only Preset input first & Let us assume that we are going to connect it to (CD) pin of FF. Then Preset = 1, D_1 should be supplied with PresetData.

i.e.

Preset	PresetData 1	PresetData 0	NS D_1	NS D_0
1	0	0	0	0
	0	1	0	1
	1	0	1	0
	1	1	1	1

⇒ NS[1]

D_1 = PresetData 1

D_0 = PresetData 0.

* else condition in the code works only when preset = 0!
i.e mean we need to get D_0 pin logic.

Updown	CS[1]	CS[0]	NS[1] D_0	NS[0] D_0
0	0	0	1	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0

NS[1] D_0



NS[0] D_0



NS[0]

$D_0 = \overline{CS[0]}$

NS[1]

$D_0 = \overline{updown} \cdot \overline{CS[1]}\,\overline{CS[0]} + \overline{updown} \cdot CS[1] \cdot CS[0] + updown\,\overline{CS[1]}\,CS[0] + updown\,CS[1]\,\overline{CS[0]}$

$= \overline{updown}\left(\overline{CS[1]}\,\overline{CS[0]} + CS[1]\,CS[0]\right) + updown\left(\overline{CS[1]}\,CS[0] + CS[1]\,\overline{CS[0]}\right)$

$= \left(\overline{CS[1]}\,\overline{CS[0]} + CS[1]\,CS[0]\right) \oplus updown$

Circuit is not drawn

Sync Flip Flop