We shall be covering the concepts/ideas in the morning session and in the afternoon session mostly we shall code examples, simulate and port the designs to FPGA. Following is the tentative day-wise plan for the course.

Day	Toipc to be covered		
Day 1	Introduction and Course Outline, Logistics		-
	Overview of Digital IC Design Flow		-
	Review of Combinational Logic Design		-
		Assigment 1: Problems related to	
	Fundamentals of Sequential Logic Design	combinational and Sequentail Logic Design	
	i undamentals of dequential Edgic Design	Combinational and Sequentali Logic Design	-
			1
	Introduction to Verilog: Design Methodologies, Levels of abstraction,		1
Day 2	modules, instances		
	Verilog Basics : Lexical Conventions, data types, useful system		
	tasks, compiler directives		_
	Testbenches and Simulation	Lab/ Programming Excercises/ Hands-on	-
	-		ڇ
	Modules and Ports: Anatomy of a module, declarin ports, port		elf:
Day 3	connection rules.		Verilog: Design and Sumualtion
,	Gate-level-modelling: Logic gate primitives, construct a Verilog		
	description from logic diagram		
	Data flow modelling: Continuous assignments, Expressions,		
	Operators, and Operands	Lab/ Programming Excercises/ Hands-on	
	Daharda wal Madallia a Selelia a dala a dala da dala dala		
Doy 4	Behavioural Modelling: initial and always blocks, blocking and non-		
Day 4	blocking procedural assignments, conditional statements Behavioural Modelling of Sequential Logic: Latches, flip-flops,		- ei
	counters, registers, shift-registers		\ \ \
	Modeling Memory: Read-only/ Read-Write Memories	Lab/ Programming Excercises/ Hands-on	-
	Wodeling Memory: Redd only Redd write Memories	Lab, 1 regramming Exectores, Harras em	1
	User Defined Primitives: Defintion and rules, sequential and		1
Day 5	combinational UDPs		
	Modelling of Combinational Logic: Decoders, Encoders,		
	multiplexers, De-multiplexers, half-adder, full-adder, binary adder,		
	comparators, partity generators, checkers		
	Usefel Modelling Techniques: force, release, parameters,		
	conditional compilation, some more useful system tasks		-
			-
	Datapath Controller Design: Separating control and data paths,		
Day 6	design of both control and data paths	Lab/ Programming Excercises/ Hands-on	
	Introduction to Verilog Synthesis: Benefits, synthesizable		
Day 7	constructs, netlist		
	Mapping of few Verilog HDL types and constants to hardware		
	Value Holders doe Hardware Modeling		
	Synthesis of Verillog Constructs : Logical, Arithmetic, Shift, and		
	Case Operators	Lab/ Programming Excercises/ Hands-on	
Dov. 0	Synthogic of Conditional Expressions		ł
Day 8	Synthesis of Conditional Expressions Always constructs		1
	Inferring Latches		lesis
	Full Case/ Parallel Case	Lab/ Programming Excercises/ Hands-on	
		2	
			Į f
Day 8	Latch with Asychronous Preset/Clear		Verilog Synthesis
	Loop Statements		
	Modeling Flip-Flops	Lab/December 5	
	Use of local variables	Lab/ Programming Excercises/ Hands-on	
			ł
Day 9	Clock Rules		1
, -	Flip-Flops with Asynchronus Preset/Clear		1
	Blocking Vs Non-Blocking	Lab/ Programming Excercises/ Hands-on	1

Day 10	Gate-level modelling Parameterized Designs		
	Memory modelling		
Day 11	FPGA Design Flow : Architecture and mapping		FPGA Architectur e
Day 12 -15	Introduction to RISC-V		RISC-V
	RISC-V single cycle and pipelined processor design	Lab/ Programming Excercises/ Hands-on	ZIS SIS