Digital Design with Verilog

Verilog

Lecture 11: Behavioral Modeling of Sequential Logic






Learning Objectives

- Behavioural modeling of sequential logic storage device
- Behavioural modeling of Finite State Machines (FSMs)
- Behavioural modeling of counters
- Register Transfer Level (RTL) model of a synchronous digital system.
 - Register
 - Shift Register



D-Latch




С	D	Q	Qn
0	Х	Last Q	Last Qn
1	0	0	1
1	1	1	0

```
module dlatch (output reg Q, Qn,
                input wire C, D);
  always @ (C or D)
    if (C == 1'b1)
      begin
        Q \ll D;
        Qn <= \sim D;
      end
endmodule
```

Behavioral model of a D-latch in Verilog




D-Flip-Flop



Behavioral model of a D-flip-flop in Verilog



D-Flip-Flop with Asynchronous Reset






D-FF with Asynchronous Reset and Preset

```
module dflipflop (output reg Q, Qn,
                  input wire Clock, Reset, Preset, D);
                                                                    Preset
  always @ (posedge Clock or negedge Reset or negedge Preset)
    if (!Reset)
      begin
        0 <= 1'b0;
        Qn <= 1'b1;
      end
                                                                         Qn
    else if (!Preset)
      begin
                                                                     Reset
        0 <= 1'b1;</pre>
        On <= 1'b0;
      end
    else
                                                      Clk
       begin
         O \ll D;
         Qn \ll D;
                                                               Last Q Last Qn
       end
                                                               Last Q Last Qn
endmodule
```



D-FF with synchronous enable in Verilog



```
module dflipflop (output reg Q, Qn,
                      input wire Clock, Reset, Preset, D, EN);
  always @ (posedge Clock or negedge Reset or negedge Preset)
     if (!Reset)
       begin
          0 <= 1'b0;
         On \leq 1'b1;
       end
     else if (!Preset)
       begin
          0 <= 1'b1;
         On \leq 1'b0;
       end
                                    Since EN is not listed in the sensitivity list it
     else if (EN)
                                    does not trigger the block when it transitions.
        begin
                                    This "if" statement is only reached if there is
                                    a rising edge of the clock. This models an
           O <= D;
           On \leftarrow \sim D;
                                   enable that is synchronous to the clock.
        end
endmodule
```

Modeling Finite State Machines in Verilog



FSMs in Verilog

- Finite state machines can be easily modeled using the behavioral constructs.
- The most common modeling practice for FSMs is to declare two signals of type reg that are called current state and next state.
- Then a parameter is declared for each descriptive state name in the state diagram.
- A parameter also requires a value, so the state encoding can be accomplished during the parameter declaration.




FSMs in Verilog

- Once the signals and parameters are created, all of the procedural assignments in the state machine model can use the descriptive state names in their signal assignments.
- Within the Verilog state machine model, three separate procedural blocks are used to describe each of the functional blocks, state memory, next state logic, and output logic




The window controller will send the appropriate control signals to a motor to open or close it whenever a button is pressed. The system must keep track whether the window is open or closed in order to send the correct signal, thus a state machine is needed. The block diagram and state diagram for this system is shown below.





Example: Push-Button Window Controller in Verilog – Port Definition



Outputs are defined as type reg while inputs are defined of type wire.



Modeling States

The State Memory Block

```
always @ (posedge Clock or negedge Reset)
begin: STATE_MEMORY
if (!Reset)
    current_state <= w_closed;
else
    current_state <= next_state;
end</pre>
```



The Next State Logic Block

```
always @ (current state or Press)
 begin: NEXT STATE LOGIC
    case (current state)
      w closed : if (Press == 1'b1)
                    next state = w open;
                 else
                    next state = w closed;
      w open : if (Press == 1'b1)
                    next state = w closed;
                 else
                    next state = w open;
      default : next state = w closed;
    endcase
 end
```



The Output Logic Block

```
always @ (current state or Press)
 begin: OUTPUT LOGIC
   case (current state)
     w closed : if (Press == 1'b1)
                   begin
                     Open_CW = 1'b1;
                     Close CCW = 1'b0;
                   end
                 else
                   begin
                     Open CW = 1'b0;
                     Close CCW = 1'b0;
                  end
     w open : if (Press == 1'b1)
                   begin
                     Open CW = 1'b0;
                     Close CCW = 1'b1;
                   end
                 else
                  begin
                     Open CW = 1'b0;
                     Close CCW = 1'b0;
                  end
      default : begin
                     Open CW = 1'b0;
                     Close CCW = 1'b0;
                 end
   endcase
 end
```



```
module PBWC (output reg Open_CW, Close_CCW,
    input wire Clock, Reset, Press);
             current state, next state;
  parameter w_closed = 1'b0,
                                                       Declaration of state variables
             w open - 1'b1;
                                                       and state encoding.
 // STATE MEMORY
                                                       State memory block. This is
   always @ (posedge Clock or negedge Reset)
     begin: STATE MEMORY
                                                       sequential logic so non-
       if (!Reset)
                                                       blocking assignments are
         current state <- w closed:
                                                       used. This block only makes
         current state <- next state;
                                                       assignments to the signal
                                                       "current_state".
 // NEXT STATE LOGIC
   always @ (current_state or Press)
     begin: NEXT STATE LOGIC
       case (current state)
                                                       Next state logic block. This is
         w closed : if (Press -- 1'b1)
                                                       combinational logic so
                        next state - w open;


    blocking assignments are

                        next state - w closed;
                                                       used. This block only makes
         w_open : if (Press -- 1'b1)
                                                       assignments to the signal
                        next state - w closed:
                                                       "next_state".
                        next state - w open;
         default : next state - w closed:
       endeage
 // OUTPUT LOGIC
    always @ (current_state or Press)
      begin: OUTPUT
        case (current state)
          w_closed : if (Press -- 1'b1)
                        begin
Open CW = 1'bl;
                          Close CCW = 1'b0;
                                                       Output logic block. This is
                                                       combinational logic so
                        begin
                                                       blocking assignments are
                           Open CW - 1'b0;
                          Close CCW - 1'b0;
                                                       used. Since this is a Mealy
                                                       machine, the current state and
          w_open : if (Press -- 1'b1)
                                                       input are listed in the
                          Open CW - 1'b0;
                                                       sensitivity list. This block only
                          Close CCW - 1'bl:
                                                       makes assignments to the
                                                       outputs 'Open CW' and
                      else
                                                       "Close CCW".
                        begin
                          Open CW - 1'b0;
                          Close CCW = 1'b0;
            default : begin
                           Open CW - 1'b0;
                          Close CCW - 1'b0;
                      and
          endcase
      end
 endmodule
```




Example: Vending Machine Controller

The vending machine sells bottles of water for 75¢. Customers can enter either a dollar bill or quarters. Once a sufficient amount of money is entered, the vending machine will dispense a bottle of water and, if the user entered a dollar, return one quarter in change.





Example: Vending Machine Controller



Port Definition

```
module Vending
  (output reg Dispense, Change,
   input wire Clock, Reset, D_in, Q_in);
   :
   :
   :
```



Example: Vending Machine Controller


```
module Vending (output reg Dispense, Change,
              input wire Clock, Reset, D_in, Q_in);
 reg [1:0] current_state, next_state;
          525 = 2'b01,
          *50 = 21510:
 always @ (posedge Clock or negedge Reset)
  begin: STATE_MEMORY
    if (!Reset)
      current_state <= sWait;
      current_state <= next_state;
 always @ (current_state or D_in or Q_in)
   begin: NEXT_STATE_LOGIC
    case (current state)
      sWait : if (Q_in == 1'b1)
                   next_state = s25;
                  next_state = sWait;
            : if (Q_in == 1'b1)
                   next_state = s50;
                   next_state = s25;
               : if (Q_in == 1'b1)
                  next_state = sWait;
                  next_state = s50;
      default : next_state = sWait;
     endcase
  always @ (current_state or D_in or Q_in)
   begin: OUTPUT LOGIC
    case (current_state)
      sWait : if (D_in == 1'b1)
                  begin
                    Dispense = 1'bl; Change = 1'bl;
                   end
                  begin
                    Dispense = 1'b0; Change = 1'b0;
                  Dispense = 1'b0; Change = 1'b0;
                 end
               : if (Q_in == 1'b1)
                    Dispense = 1'b1: Change = 1'b0:
                   end
                 else
                   begin
                    Dispense = 1'b0; Change = 1'b0;
      default : begin
                  Dispense = 1'b0; Change = 1'b0;
     endcase
  end
```




2-Bit, Binary Up/Down Counter

Example: 2-Bit Up/Down Counter in Verilog – Design Description and Port Definition

This system will output a synchronous, 2bit, binary counter. When the system input Up=1, the system will count up. When Up=0, the sytem will count down. The output of the counter is called CNT.



Port Definition



```
module Counter_2bit_UpDown
(output reg [1:0] CNT,
input wire Clock, Reset, Up);
:
```



2-Bit, Binary Up/Down Counter

```
module Counter 2bit UpDown (output reg [1:0] CNT,
                          input wire Clock, Reset, Up);
 reg [1:0] current_state, next_state;
 parameter C0 = 2'b00,
           C1 = 2'b01,
           C2 = 2'b10,
          C3 = 2'b11;
// STATE MEMORY
 always @ (posedge Clock or negedge Reset)
   begin: STATE MEMORY
     if (!Reset)
       current state <= C0;
       current state <= next state;
// NEXT STATE LOGIC
 always @ (current state or Up)
   begin: NEXT STATE_LOGIC
     case (current state)
       co : if (Up == 1'bl) next state = C1; else next state = C3;
       c1 : if (Up == 1'b1) next state = C2; else next state = C0;
       c2 : if (Up == 1'b1) next state = C3; else next state = C1;
       c3 : if (Up == 1'b1) next state = C0; else next state = C2;
       default : next state = CO;
     endcase
   end
// OUTPUT LOGIC
  always @ (current state)
    begin: OUTPUT LOGIC
     case (current state)
       CO : CNT = 2'b00;
       C1 : CNT = 2'b01;
       C2 : CNT = 2'b10;
       C3 : CNT = 2'bl1;
       default : CNT = 2'b00;
     endcase
  end
endmodule
```



Binary Counter- Single Procedural Block

```
module Counter 4bit Up (output reg [3:0] CNT,
                         input wire Clock, Reset);
  always @ (posedge Clock or negedge Reset)
    begin: COUNTER
      if (!Reset)
        CNT <= 0:
      else
        CNT \le CNT + 1;
    end
endmodule
```



Counters with Range Checking

```
module Counter 4bit Up (output reg [3:0] CNT,
                               input wire Clock, Reset);
  always @ (posedge Clock or negedge Reset)
     begin: COUNTER
       if (!Reset)
          CNT \leq 0:
       else
          if (CNT == 10)
                                   A nested if-else statement checks if the counter
                                   has reached its maximum value. If it has, it is
             CNT <= 0; ←—
                                    reset back to zero. If it hasn't, it increments.
          else
             CNT \le CNT + 1;
     end
```





Binary Counter with Enable in Verilog

```
module Counter 4bit Up (output reg [3:0] CNT,
                                 input wire Clock, Reset, EN);
  always @ (posedge Clock or negedge Reset)
     begin: COUNTER
        if (!Reset)
           CNT <= 0:
        else
                                                               Reset
           if (EN)
              CNT \le CNT + 1:
     end
                               The EN is synchronous to the clock, so its logic is nested
                               beneath the portion of the main if-else clause that handles the
endmodule
                               behavior when the counter receives a rising edge of clock.
```



Counters with Loads

```
module Counter 4bit Up (output reg [3:0] CNT,
                         input wire Clock, Reset, EN, Load,
                         input wire [3:0] CNT in);
  always @ (posedge Clock or negedge Reset)
    begin: COUNTER
      if (!Reset)
        CNT \ll 0;
      else
        if (EN)
                                                     Reset
           if (Load)
               CNT <= CNT in;
           else
               CNT \le CNT + 1;
    end
                    A nested if-else statement is used to load CNT
```

with CNT_in when the Load signal is asserted

and the counter receives a rising edge of clock.

endmodule

RTL Modeling



RTL Modeling

- Register Transfer Level modeling refers to a level of design abstraction in which
 - vector data is moved and operated on in a synchronous manner.
- This design methodology is widely used in data path modeling and computer system design.




Modeling Registers in Verilog

- The term register describes a group of D-Flip-Flops running off of the same clock, reset, and enable inputs.
- Data is moved in and out of the bank of D-flip-flops as a vector.
- Logic operations can be made on the vectors and are latched into the register on a clock edge.
- A register is a higher level of abstraction that allows vector data to be stored without getting into the details of the lower level implementation of the DFlip-Flops and combinational logic.



Modeling Registers in Verilog



R	Clk	EN	Reg_Out	
0	X	X	×"00"	Reset
1	X	0	Last Reg_Out	Disabled (ignore clock)
1	0	1	Last Reg_Out	Store
1	1	1	Last Reg_Out	Store
1	7	1	Reg_In	Update




Modeling Registers in Verilog

```
module RegX (output reg [7:0] Reg Out,
             input wire Clock, Reset, EN,
             input wire [7:0] Reg In);
  always @ (posedge Clock or negedge Reset)
    begin: REGISTER
      if (!Reset)
        Req Out <= 8'h00;
      else
        if (EN)
          Reg Out <= Reg In;
    end
```



Registers as Agents on a Data Bus






Registers as Agents on a Data Bus

```
module MultiDropBus
   (output reg [7:0] A, B, C,
    input wire
                       Clock, Reset,
    input wire [7:0] Data Bus,
    input wire
                       A EN, B EN, C EN);
  always @ (posedge Clock or negedge Reset)
    begin: A REG
                                                    Each register is modeled as a
      if (!Reset)
                                                    separate block. The register
        A \le 8'h00;
                                                    has a synchronous enable that
      else
                                                    controls when it acquires data
        if (A EN ==1)
                                                    off of the data bus.
          A <= Data Bus;
    end
  always @ (posedge Clock or negedge Reset)
    begin: B REG
      if (!Reset)
        B <= 8'h00;
      else
                                                    All registers are attached to
        if (B EN ==1)
                                                    the data bus as receivers.
          B <= Data Bus;
    end
  always @ (posedge Clock or negedge Reset)
    begin: C REG
      if (!Reset)
        C <= 8'h00;
      else
        if (C EN ==1)
          C <= Data Bus;
    end
endmodule
```



Shift Registers in Verilog

- A shift register is a circuit which consists of multiple registers connected in series.
- Data is shifted from one register to another on the rising edge of the clock.
- This type of circuit is often used in serial-to-parallel data converters.





Shift Registers in Verilog

```
module Shift Register
   (output reg [7:0] Dout0, Dout1, Dout2, Dout3,
    input wire Clock, Reset,
    input wire [7:0] Din);
  always @ (posedge Clock or negedge Reset)
   begin: SHIFT REGISTER
      if (!Reset)
        begin
          Dout0 <= 8'h00;
          Dout1 <= 8'h00;
          Dout2 <= 8'h00;
          Dout3 <= 8'h00;
        end
      else
        begin
          Dout0 <= Din;
          Dout1 <= Dout0;
          Dout2 <= Dout1;
          Dout3 <= Dout2;
        end
    end
```



References

 Chapter 9, Introduction to Logic Circuits & Logic Design with Verilog by Brock J. LaMeres

 Disclaimer: "I don't claim the ownership of all the slides, some of the material is picked up from various publicly available sources on the internet".

Thank you