Digital Design with Verilog

RISC-V: Introduction to Computer Architecture

Lecture 26: RISC-V Part 1





Disclaimer


I do not own all the slides which I am going to present. The content is mostly from

- GIAN course titled "Next-Generation Semiconductors: RISC-V, AI, TL-Verilog" by Steeve Hoover. https://github.com/silicon-vlsi/gian-course-2024-IITBBS
- Introduction to Computer Architecture by Hasan Baig, https://www.hasanbaig.com
 - Most of the slides are copied/directly from his course content, please visit his site for reference.
- Digital Design and Computer Architecture, RISC-V Edition by Sarah L. Harris and David Money Harris.
- Other online publicly available sources. I tried my best to acknowledge the source wherever possible. I too might have missed some sources too ©




Introduction

안녕하세요! 제발 잠들지 마!




Anyong Haseyo! Jheybal JhamdilChi ma!



Hello! Please do not fall asleep!




Introduction






Introduction





Design Hierarchy






Textbooks

Digital Design and Computer Architecture RISC-V Edition




Sarah L. Harris David Harris





Below Your Program

- Application software
 - Written in high-level language
- System software
 - Compiler: translates HLL code to machine code
 - Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources
- Hardware
 - Processor, memory, I/O controllers






Below Your Program

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

High-level language program (in C)


Assembly language program (for RISC-V)

swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}




swap:

slli x6, x11, 3
add x6, x10, x6
ld x5, 0(x6)
ld x7, 8(x6)
sd x7, 0(x6)
sd x5, 8(x6)
jalr x0, 0(x1)



Binary machine language program (for RISC-V) 

Components of a Computer



- Same components for all kinds of computer
 - Desktop, server, embedded
- Input/output includes
 - User-interface devices
 - Display, keyboard, mouse
 - Storage devices
 - Hard disk, CD/DVD, flash
 - Network adapters
 - For communicating with other computers

Instruction Set Architecture (ISA)



Instruction Set Architecture (ISA)

- Computer Language → Instructions
- Computer Vocab → Instruction set
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets
- RISC-V was developed at UC Berkeley as open ISA, now managed by RISC-V foundation https://riscv.org/
- Similar ISAs have a large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, etc.



RISC-V Instruction Set: Arithmetic Operations

- Add and subtract, three operands
- Two sources and one destination

add a, b, c
$$//$$
 a gets b + c

All arithmetic operations have this form

```
    For a = b + c + d + e
    add a, b, c
    add a, a, d
    add a, a, e
```

- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



RISC-V Instruction Set: Arithmetic Operations

C code:

$$f = (g + h) - (i + j);$$

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j sub f, t0, t1 // f = t0 - t1
```



Storing Data in a Computer

- Memory
 - A place where data can be stored
 - Usually bigger in size
- Register file
 - Another place where data can be stored
 - Comparatively very small than main memory
 - A set of general purposes registers
 - Integers, addresses, characters, etc.
 - Programmers know the type

Design Principle 2: Smaller is faster

Accessing register file is much faster than accessing memory




Register Operands

- Arithmetic instructions use register operands
- RISC-V has a 32 × 32-bit register file
 - Used for frequently accessed data
 - 32 general purpose registers x0 to x31



RISC-V Registers

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments



32 bits



Register Operands Example

C code:

$$f = (g + h) - (i + j);$$

f, g, h, i, j
$$\rightarrow$$
 x19, x20, x21, x22, x23

Compiled RISC-V code:

add x5, x20, x21

add x6, x22, x23

sub x19, x5, x6

write back

function arguments Function arguments/results Saved registers Lemporary

Purpose specific

	x31	
	x30	
	x29	
	x28	
	x27	
	x26	
	x25	
	x24	
j	x23	
i	x22	
h	x21	
g	x20	
f	x19	
	x18	
	x17	
	x16	
	x15	
	x14	
	x13	
	x12	
	x11	
	x10	
	x9	
Frame pointer	x8	
x22+x23	x7	
x20+x25	x6 x5	
	x4	
Thread pointer	x4 x3	
Global pointer	x2	
Stack pointer Return address	x2 x1	
Constant value 0	x0	
Constant value 0	XU	



Immediate Operands

- Constant data specified in an instruction
 - a = a + 4

- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction



Zero Register

- Register 0 (zero) is the constant 0
 - Cannot be overwritten
 - If you need 0, it is already in x0. No need to use another register
- Useful for common operations
 - Move value between registers

Load a small constant into a register

addi	t3,	x0,	100
addi	t4.	x0,	-20



- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
 - beq rs1, rs2, L1 # if (rs1 == rs2) branch to (or go to) instruction labeled L1
- bne rs1, rs2, L2 # if (rs1 != rs2) branch to (or go to) instruction labeled L2
- blt rs1, rs2, L3 # if (rs1 < rs2) branch to (or go to) instruction labeled L3
- bge rs1, rs2, L4 # if (rs1 >= rs2) branch to (or go to) instruction labeled L4

```
# example of a label. Label itself is not an
instruction! L1: ADD x1, x2, x3
```

Branches compare two registers! Not with an immediate value



• C code:

```
if (i==j)
{
    f = g+h;
}
```

Pseudocode

```
if (i != j) goto Skip
f = g + h
```

Skip: # this is a label

Again, Label is not an instruction
It is the location/address of an instruction



C code:

```
if (i==j)
{
    f = g+h;
}
```

Variable	Register
f	x1 9
g	x20
h	x21
i	x22
j	x23

Compiled RISC-V code:


// more instructions if needed

skip: ... •

Assembler calculates addresses



C code



Pseudocode

Exit:



• C code

```
if (i==j)
{
    f = g+h;
else
    f = q-h;
```

Variable	Register
f	x1 9
മ	x20
h	x21
i	x22
j	x23

Compiled RISC-V code

```
bne x22, x23, Else
add x19, x20, x21
beq x0,x0,Exit sub // unconditional
```

Else: x19, x20, x21

Exit: ...



```
while (cond) {
       Statements
                                  # Method 2
# Method 1
Loop: if (! cond) goto Exit
                                         goto Test
       Statements
                                  Loop:
       goto Loop
                                         Statements
                                  Test: if (cond) goto Loop
Exit:
```



Implement the following loop with RISC-V instructions.

```
sum = 0;
i = 0;
while (i < 100) {
    sum += i;
    i += 1;
}</pre>
```

Variable	Register
i	x18
sum	x19
end	x20



Pseudocode

$$i = 0$$

$$sum = 0$$

$$sum += i$$

exit:

Variable	Register
i	x18
sum	x19
Value 100	x20

exit:



Write the assembly code for the following pseudocode.

```
# Method 2 - Pseudocode
        i = 0
        sum = 0
        goto test
        sum += i
        i += 1

test: if (i < 100) goto loop</pre>
```

Variable	Register
i	x18
sum	x19
Value 100	x20

Thank you