# Digital Design with Verilog

RISC-V: Instruction Set Architecture

Lecture 27: RISC-V Part 2





#### **Disclaimer**


I do not own all the slides which I am going to present. The content is mostly from

- GIAN course titled "Next-Generation Semiconductors: RISC-V, AI, TL-Verilog" by Steeve Hoover. <a href="https://github.com/silicon-vlsi/gian-course-2024-IITBBS">https://github.com/silicon-vlsi/gian-course-2024-IITBBS</a>
- Introduction to Computer Architecture by Hasan Baig, https://www.hasanbaig.com
  - Most of the slides are copied/directly from his course content, please visit his site for reference.
- Digital Design and Computer Architecture, RISC-V Edition by Sarah L. Harris and David Money Harris.
- Other online publicly available sources. I tried my best to acknowledge the source wherever possible. I too might have missed some sources too ©



### **Quick Recap**

- RISC-V Registers → 32 registers each of them is 32-bits wide
- Learnt How to translate C code to pseudocode and then to assembly language



32 bits



# **Quick Recap**

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
Conditional	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
branch			1	1



### **Compiling Loop Statements**

```
sum = 0;
for (i = 0; i < 100; i += 1)
        sum += i;
Convert a for loop to a while loop:
sum = 0;
i = 0;
while (i < 100) {
       sum += i;
       i += 1;
```

Do not forget to increment the loop control variable.



#### **Pseudo Instructions**


- Pseudo instructions are fake instructions
- Purpose: Make it easier for programmers to write assembly code
  - Assembler converts pseudo instructions to real instructions

Pseud	oinstruction	Real Instructions
nop		addi x0, x0, 0
mv	rd, rs	addi rd, rs, 0
neg	rd, rs	sub rd, x0, rs
li	rd, immd	addi rd, x0, immd Or more than one instruction *

<sup>\*</sup> Depending on immd. If immd is small, use only one instruction.



#### **RISC-V Instruction Set**





### **Warmup Activity**

Which register is larger? Is the condition true?

```
signed: t0 < t1 because -1 < 1
```

unsigned: t0 > t1 because  $(2^{32} - 1) > 1$ 



### Branch with unsigned comparisons

- Conditional branches
  - If a condition is true, go to the instruction indicated by the label
  - Otherwise, continue sequentially

```
beq rs1, rs2, L1  # if (rs1 == rs2) goto L1
bne rs1, rs2, L2  # if (rs1 != rs2) goto L2

# compare signed numbers
blt rs1, rs2, L3  # if (rs1 < rs2) goto L3
bge rs1, rs2, L4  # if (rs1 >= rs2) goto L4

# compare unsigned numbers
bltu rs1, rs2, L  # if (rs1 < rs2) goto L
bgeu rs1, rs2, L  # if (rs1 < rs2) goto L
bgeu rs1, rs2, L  # if (rs1 >= rs2) goto L
```



## **Recalling Logical Operations**

NAND	<i>x</i>	F = (xy)'	0 0 1 1	y 0 1 0 1	1 1 1 0
NOR	$x \longrightarrow F$	F = (x + y)'	0 0 1 1	y 0 1 0 1	1 0 0 0
Exclusive-OR (XOR)	$x \longrightarrow F$	$F = xy' + x'y$ $= x \oplus y$	0 0 1 1	y 0 1 0 1	0 1 1 0
Exclusive-NOR or equivalence	$x \longrightarrow F$	$F = xy + x'y'$ $= (x \oplus y)'$	0 0 1 1	y 0 1 0 1	1 0 0 1



## **Recalling Logical Operations**

Α	1001 1011
В	1100 1101
A AND B	1000 1001

Α	1001 0011
В	1101 1001
A OR B	1101 1011

Α	1101 1011
В	1001 1111
A XOR B	0100 0100

Z	0xA6
	1010 0110
NOT Z	0101 1001



### **Recalling Logical Operations**

Shift left	1001 1011
By 3 (<< 3)	1101 1000
Shift right logical	1001 1011
By 4 (>> 4)	0000 1001
Shift right arith.	<b>1</b> 001 1011
By 4 (>> 4)	1111 1001

#### There are two versions of shift right.

The sign bit is padded from the left for shift right arithmetic.



### **RISC-V Instructions for Logical Operations**

Operation	C/Python	RISC-V
Shift left	<<	sll, slli
Shift right logic	>>	srl, srli
Shift right arith.	>>	sra, srai
Bitwise AND	&	and, andi
Bitwise OR	I	or, ori
Bitwise NOT	~	xori
XOR	۸	xor, xori

<sup>\*</sup>i instructions take an immediate as the second operand Immediates are 12-bit long and sign extended



### RISC-V: and and andi operations

and t0, t1, t2 andi t0, t1, 0x5CC

The 12-bit immediate in ANDI is sign extended



### RISC-V: or and ori operations

```
or t0, t1, t2
ori t0, t1, 0xDC0
```

The 12-bit immediate is sign extended

```
t1 1000 0100 0000 0000 0101 0010 0101 1010
t2 or immd 1111 1111 1111 1111 1111 1111 1101 1010
```



### RISC-V: xor and xori operations

```
xor t0, t1, t2
xori t0, t1, 0x5CF
```

The 12-bit immediate is sign extended



### RISC-V: xor and xori operations

The 12-bit immediate is sign extended

#### What is this operation?



### **RISC-V: NOT Operation**

- Invert bits in a word (32 bits)
  - Change 0 to 1, and 1 to 0
- RISC-V does not have NOT. NOT is done with an XOR
  - NOT is a pseudoinstruction



#### **Quick Question**

What are the bits in t0 after the following instruction is executed?

ori t0, t1, -1

- A. All bits in t0 are 1
- B. All bits in t0 are 0
- C. 32 bits from t1
- D. Higher 20 bits are from t1. Lower 12 bits are set to 0
- E. Higher 20 bits are from t1. Lower 12 bits are set to 1



### **Logical Operations**

- Logical operators in Python: and, or, not
- Logical operators in C: &&, | , !

In logical expressions, non-zero values are True



### **Logical Operations**

 How do we do logical operators AND and OR in C/Python?

```
// Python: and, or
// C: &&, ||
                                   Short-circuit evaluation!
if (cond1 && cond2) {
                                   If cond1 is not true,
       // if_branch
                                   cond2 is not evaluated.
} else {
       // else branch
Example:
if ((p != NULL) && (p[0] < 0)) { ... }
                                           // C
if obj is not None and obj.v :
                                             Python
```



### **Logical Operations in IF Statements**

```
if (cond1 and cond2) then
                               if (cond1 or cond2) then
       if branch
                                      if branch
Flse
                               Flse
       else branch
                                      else branch
                                 Pseudocode
Pseudocode
if ! cond1 goto Else
                                 if cond1 goto If
if ! cond2 goto Else
                                 if ! cond2 goto else
       if branch
                                 If:
       goto EndIf
                                        if branch
Else:
                                        goto EndIf
                                 Else:
       else branch
EndIf:
                                        else branch
                                 EndIf:
```



### RISC-V: slli and sll operations

```
slli t0, t1, 4
sll t0, t1, t2  # assume t2 is 4
```

- Shift the bits in t1 left by 4 positions
- The highest 4 bits in t1 are lost. 0 is shifted in from the right

```
t0 1000 0000 0000 0011 1100 0000 1010 t0 1000 0000 0000 0011 1100 0000 1010 0000
```



### RISC-V: srli and srai operations

```
srli t2, t1, 4
srai t3, t1, 4
```

- Shift the bits right by 4 positions
- SRLI pads with 0 and SRAI pads with the sign bit (not always 1!)

```
t1 1010 1000 0000 0000 0011 1100 0000 1010

srli t2 0000 1010 1000 0000 0000 0011 1100 0000

srai t3 1111 1010 1000 0000 0000 0011 1100 0000
```



### How to load 32-bit constant into a Register?

- We are good at 12-bit immediate most of the time, but sometimes need larger numbers
- How do we load a 32-bit constant in a register?

### Example:

0x12345678

31 ... 0


0001 0010 0011 0100 0101 0110 0111 1000



#### **RISV-V**: lui instruction

### LUI rd, immd

- LUI allows 20-bit immediate
  - Assembler supports %hi(C) to get the higher 20 bits of C
- The 20 bits are placed into bits 12 to bits 31
  - Lower 12 bits are cleared



How do we set the lower 12 bits to other values?



### RISC-V: lui Loading Large Constants

Load 0x12345678 into register x18

```
lui x18, 0x12345
addi x18, x18, 0x678
```

```
31 ... 12 11
0001 0010 0011 0100 0101 0110 0111 1000
```



#### **Quick Question**

Write the instructions to load **0x789ABCDE** into register x18, so the values should appear in x18 register like below:

31 .	••			12	11			0
0111	1000	1001	1010	1011	1100	1101	1110	




### **Memory Addressing**

Memory is just a large, single-dimensional array of bytes

- 1 Byte = 8 bits; 1 Word = 4 bytes = 32 bits
- Most architectures address individual bytes in memory.
- Thus, the memory address of a word must be a multiple of 4.


$$1 \text{ word} = 32 \text{ bits}$$





## **Memory Addressing**


Visual representation of a memory





### **Memory Operands**

- Main memory used for composite data
  - Arrays, structures, etc.
  - Arithmetic operations occur only on registers
- To apply arithmetic operations on memory contents (data transfer instructions)
  - Load values from memory into registers
  - Store result from register to memory
- Memory is byte addressed
  - Each address identifies an 8-bit byte
- A 32-bit address space supports 4 GB





### **Memory Addresses**

Suppose word array A starts from 0x9000 (stored in s1). A[0], A[1], A[2], ..., A[4000], ... A[i]
We need to specify an address in load/store instructions. What are the addresses of these words?

C	Address	Values (Decimal)	_		
				4 bytes in	A[1]
A[7]	0x901C	700		Address	Value
A[6]	0x9018	600	/	0x9007	0x00
A[5]	0x9014	500			
A[4]	0x9010	400		0x9006	0x00
A[3]	0x900C	300	/ !	0x9005	0x00
A[2]	0x9008	200		0x9004	0x64
A[1]	0x9004	100			
A[0]	0x9000	0			



### **Memory Operands Example**

#### Format of Load and Store instructions

- Load a word form memory into destination register
  - Load: lw R1, Offset (R2)
    - Reg [R1] = Mem[Reg[R2] + Offset]
    - → Load the contents from memory address R2 + Offset into register R1
- Store a word from register to memory
  - Store: sw R3, Offset (R2)
    - Mem[Reg[R2] + Offset] = Reg[R3]
    - → Store the contents of register R3 to memory address R2 + Offset

**Effective Address:** Offset + base address in register

Offset  $\rightarrow$  is a constant value. Not a register

offset range [-2048, 2047]



### **Memory Operands Example**

### Example C code:

$$g = h + A[7];$$

//A is array/list of 100 W

g in x20, h in x21, base address of A in x22

### Compiled RISC-V code:

```
lw x9, 7(x22)
add x20, x21, x9
```

- Index 7 requires the offset of 28
  - 4 bytes per Word

#### Therefore,

```
lw x9, 28(x22)
add x20, x21, x9
```



## **Byte Order**

How is a word stored in memory?

$$#x1 is 0x01020304$$
  
sw  $x1, 0x100(x0)$ 

Which byte goes to address 0x100?

Memory Address	Value
0x0000 0103	
0x0000 0102	
0x0000 0101	
0x0000 0100	



### **Byte Order**

# x1 is 
$$0x01020304$$
  
sw x1,  $0x100(x0)$ 

Big-endian: The highest byte goes to the lowest memory address.

Memory Address	Value
0x0000 0103	04
0x0000 0102	03
0x0000 0101	02
0x0000 0100	01

Little-endian: The lowest byte goes to the lowest memory address.

Memory Address	Value
0x0000 0103	01
0x0000 0102	02
0x0000 0101	03
0x0000 0100	04

RISC-V uses little endian.



### **Knowledge Check**

What are the bits in t0 after executing the following RISC V instruction?

lw t0, 0x200(x0)

A.0x3265 81AC

B. 0xAC81 6532

C. 0xCA18 5623

D. 0x6532 AC81

E. None of the above

Memory Address	Value
0x0000 0203	0x32
0x0000 0202	0x65
0x0000 0201	0x81
0x0000 0200	0xAC



#### **Data of other Sizes**

- RISC-V supports data of other sizes
  - Each type can be signed or unsigned

Number of bits	Name	C types (typical)
8 bits	byte	char
16 bits	half word	short int
32 bits	word	int, long int

```
# load signed (sign extended) byte/halfword
lb/lh rd, offset(rs1)
```

```
# load unsigned (0 extended) byte/halfword
lbu/lhu rd, offset(rs1)
```

```
# Store the lowest byte/halfword
sb/sh rs2, offset(rs1)
```



### **Data Transfer Instructions**


#### Not needed for 32-bit processor

	Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
_	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
	Load halfword,	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory
Data transfer	unsigned	, , , , , , , , , , , , , , , , , , , ,		to register
	unsigned			to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] - x5	Byte from register to memory
	Load upper	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left
	immediate	no, onlead		
	immediate			12 bits



#### **Data Transfer Instructions**

- LB or LBU instruction loads a <u>byte</u> from memory to a register
  - LB: the byte is sign extended to a word
  - LBU: the byte is zero extended to a word
- SB instruction stores a <u>byte</u> in a register to a memory
  - Only the lowest 8 bits of the register are stored





### **Knowledge Check**

What is the value in t0 after executing the following RISC V instruction?

1b t0, 0x201(x0)

- A. 0x0000 00AC
- B. 0x0000 0081
- C. 0xFFFF FFAC
- D. 0xFFFF FF81
- E. None of the above

Memory Address	Value
0x0000 0203	0x32
0x0000 0202	0x65
0x0000 0201	0x81
0x0000 0200	0xAC



### **Knowledge Check**

What is the value in t0 after executing the following RISC V instruction?

lh t0, 0x200(x0)

- A. 0x0000 81AC
- B. 0x0000 AC81
- C. 0xFFFF 81AC
- D. 0xFFFF AC81
- E. None of the above

Memory Address	Value
0x0000 0203	0x32
0x0000 0202	0x65
0x0000 0201	0x81
0x0000 0200	0xAC



### Registers vs Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!



### **Memory Addressing**

RISC-V has only one memory addressing mode

```
// the offset must be an immediate
   lw x1, x2(x3) # this is wrong

// calculate the address with
   ADD add t0, x2, x3
   lw x1, 0(t0)
```

# Thank you