Digital Design with Verilog

Verilog

Lecture 16: Data path and Control path Design





Complete the quote

```
"Good artists <u>copy</u>.

Great artists <u>steal</u>."

-Pablo Picasso
```

- The following slides are only slightly modified from those in the MIT 6.375 course, Prof. Arvind http://csg.csail.mit.edu/6.375/
- Verilog Tutorial, by Dr. Sat Garcia <u>University of San Diego</u>.
- Datapath Design, Coding Standards by Michael B.Taylor, UCSD.



Learning Objectives

- Data path & Control path
- Separating control from data
- Designing Data path
- Designing Control path
- Integrating Data path & Control path



Data Path

- The datapath is where data moves from place to place.
 - Computation happens in the datapath
 - No decisions are made here.
 - Things you should find in a datapath
 - Muxes
 - Registers
 - ALUs
 - Mostly about wiring things up




Control Path

- Control is where decisions are made
- Things you will find there are
 - State machines
 - Random lots of complex logic
 - Little state (maybe just a single register)
- There are best practices from people who build real chips---Following them will save you lots of pain.



Basic Design





Designing a GCD Calculator

Euclid's algorithm for computing the Greatest Common Divisor (GCD):

15	6	
9	6	subtract
3	6	subtract
6	3	swap
3	3	subtract
0	answer: (3)	subtract



Euclid's algorithm in C

```
int GCD( int inA, int inB) {
   int done = 0;
    int A = inA;
   int B = inB;
   while (!done) {
       if ( A < B ) {
           swap = A;
       A = B;
           B = swap;
       else if ( B != 0 )
      A = A - B;
       else
           done = 1:
   return A;
```

How do we implement this in hardware?



Greatest Common Divisor

```
module gcd beh #( parameter W = 16 ) (
        input [W-1:0] inA, inB,
        output [W-1:0] out);
        reg [W-1:0] A, B, out, swap;
        integer done;
        always @(*)
        begin
                done = 0;
                A = inA;
                B = inB;
                while (!done)
                begin
                     . if ( A < B )
                        begin
                                 swap = A;
                                A = B;
                                 B = swap;
                         end
                         else if (B!=0)
                                 A=A-B;
                         else
                                 done = 1;
                         end
                                 out = A;
                end
```



Greatest Common Divisor

```
module gcd beh tb;
       reg [15:0] inA, inB;
       wire [15:0] out;
       gcd beh#(16) gcd unit( .inA(inA), .inB(inB), .out(out) );
       initial
       begin
               // 3 = GCD( 27, 15)
               inA = 27;
               inB = 15;
               #10;
               if ( out == 3 )
                       display(Test (gcd(27,15)) succeeded, [%x == %x], out, 3);
               else
                       $display( "Test ( gcd(27,15) ) failed, [ %x != %x ]", out, 3 );
               $finish;
       end
endmodule
```



Greatest Common Divisor

```
module gcd beh #( parameter W = 16 ) (
        input [W-1:0] inA, inB,
        output [W-1:0] out);
        reg [W-1:0] A, B, out, swap;
        integer done;
        always @(*)
        begin
                done = 0;
                A = inA;
                B = inB;
                while (!done)
                begin
                     . if ( A < B )
                        begin
                                 swap = A;
                                 A = B;
                                 B = swap;
                         end
                        else if (B!=0)
                                 A=A-B;
                         else
                                 done = 1;
                         end
                                 out = A;
                end
```

What's wrong with this approach?

Doesn't synthesize! (notice that data dependent loop?)





Making the code synthesizable

- Start with behavioral and find out what hardware constructs you'll need
 - Registers (for state)
 - Functional units
 - Adders / Subtractors
 - Comparators
 - ALU's




Identify the Hardware Structures

```
module gcd beh #( parameter W = 16 ) (
        input [W-1:0] inA, inB,
        output [W-1:0] out);
        reg [W-1:0] A, B, out, swap;
        integer done;
        always @(*)
        begin
                                        State → Registers
                done = 0;
                A inA;
                B^{\leftarrow} inB;
                                                    Less than comparator
                while (!done)
                begin
                        if ( A < B )
                        begin
                                 swap = A;
                                 A = B;
                                                       Equality comparator
                                 B = swap;
                         end
                        else if (B!=0)
                                 A=A-B;
                         else
                                                     Subtractor
                                 done = 1;
                         end
                                 out = A;
                end
endmodule
```




Next step: Define module ports






Implementing the modules

- Two step process:
 - Define datapath
 - Define controlpath






Developing the Datapath






Developing the Datapath






Developing the Datapath






Adding Control





Datapath Module

```
module gcdDatapath#( parameter W = 16 )
 input clk,
 // Data signals
 input [W-1:0] operands bits A,
 input [W-1:0] operands bits B,
 output [W-1:0] result bits data,
 // Control signals (ctrl->dpath)
 input A en,
 input
               B en,
 input [1:0] A mux sel,
               B mux sel,
 input
 // Control signals (dpath->ctrl)
 output
       B zero,
 output A lt B
);
```






Implementing Datapath Module

```
wire [W-1:0] B mux out;
                                 2inMUX#(W) B mux (
wire [W-1:0] B;
                                         .in0 (operands bits B),
wire [W-1:0] sub out;
                                         .in1(A)
                                         .sel (B mux sel),
wire [W-1:0] A mux out;
                                         .out (B mux out) );
3inMUX#(W) A mux
                                 ED FF#(W) B ff (
( .in0 (operands_bits_A),
                                         .clk (clk),
   .in1 (B),
                                         .en p (B en),
   .in2 (sub out),
                                         .d p (B mux out),
   .sel (A mux sel),
                                 2inEQ#(W) B_EQ_0 ( Remember:
   .out (A mux out) );
                                         .in_{0}(B), Functionality only
wire [W-1:0] A;
                                         .in1(W'd0), in "leaf" modules!
                                         .out(B zero));
ED FF#(W) A ff // D flip flop LessThan#(W) lt (
               // with enable
                                        .in0(A),
                                         .in0(B),
   .clk (clk),
                                         .out(A lt B) );
   .en p (A en),
                                 Subtractor#(W) sub (
   .d p (A mux out),
                                         .in0(A)
   \cdotq np (A) );
                                         in1(B),
                                         .out(sub out) );
                                 assign result bits data = A;
```




State Machine for Control





Implementing control module

```
module gcdControlUnit (
   input
             clk.
   input
            reset,
   // Data signals
            input available,
   input
  output reg
                 result rdy,
   input result taken,
   // Control signals (ctrl->dpath)
  output reg
                     A en,
  output reg
                    B en,
  output reg [1:0] A mux sel,
  output reg
                     B mux sel,
   // Control signals (dpath->ctrl)
   input
                B zero,
   input
                A 1t B
);
```





State Update Logic

 Remember: keep state update, next state calculation, and output logic separated

```
// local params are scoped constants
localparam WAIT = 2'd0;
localparam CALC = 2'd1;
localparam DONE = 2'd2;
reg [1:0] state next;
wire [1:0] state;
RD FF state ff ( // flip flop with reset
    .clk (clk),
    .reset p (reset),
    .d p (state next),
    .q np (state) );
```



Output Signal Logic


```
always@(*)
begin // Default control signals
  A mux sel = A MUX SEL X;
       = 1'b0;
  A en
  B_mux_sel = B_MUX_SEL_X;
       = 1'b0;
  B en
  result rdy = 1'b0;
  case ( state )
     WAIT:
     CALC :
     DONE :
  endcase
end
```

```
WAIT:
begin
  A mux sel = A MUX SEL IN;
       = 1'b1;
  A en
  B_mux_sel = B_MUX_SEL_IN;
B_en = 1'b1;
end
CALC :
if (AltB)
  begin
         A mux sel = A MUX SEL B;
         A en = 1'b1;
         B mux sel = B MUX SEL A;
         B_en = 1'b1;
  end
 else if ( !B zero )
  begin
        A mux sel = A MUX SEL SUB;
        A en = 1'b1;
  end
DONE :
  result rdy = 1'b1;
```




Next State Logic

```
always @(*)
begin
   // Default is to stay in
   // the same state
   state next = state;
   case ( state )
     WAIT:
       if ( input available )
          state next = CALC;
     CALC : if ( B_zero )
          state next = DONE;
     DONE : if ( result taken )
          state next = WAIT;
  endcase
end
```





Next Step: Define Module Ports





Wire them together

```
module qcd# ( parameter W = 16 )
   input clk,
   // Data signals
   input [W-1:0] operands bits A,
   input [W-1:0] operands bits B,
   output [W-1:0] result bits data,
   // Control signals
   input input available,
   input reset,
   output result rdy,
   input result taken
);
wire[1:0] A sel;
wire A en;
```

```
A A B B B sel en sel en B = 0 A < B
```

```
gcdDatapath#(16) datapath (
    .operand_bits_A(operands_bits_A),
    ...
    .A_mux_sel(A_sel),
    ...
)
gcdControl#(16) control (
    .A_sel(A_sel),
    ...
)
```



References

• Mentioned in the first slide ©

Thank you