


Multiple clocks


1) AddState & SubState are clocked under @posedge VHS clock always statement. Therefore you can expect FFs for both of these variables.

2) Left hand side variable will get the calculated value of right hand side at @posedge VHS clock.



3) Similarly, DSI clock @posedge DSIAdd, DSISub will be assigned with value of AddState & SubState. DSIAdd & DSISub will also synthesize as FF with @posedge DSI clock.

Mult-phase clocks



Async Pre Chr Counter

~~Yes with kind of one more method of doing the same thing.~~

~~Preset~~ ~~Clear~~ ~~Up Down~~ ~~Preset Data~~ ~~Counter~~

1 / 0
0 / 1

~~Preset Data~~ ~~Counter~~
2 0

step 1: Preset Logic

preset Preset Data

PD
Preset Data pins at FF

	1	0	1	0
0	0 0 1	0 1 1	don't care } don't care remy	
1	0 0 1 1	0 1 0 1		

presetData[0]

PD[1]

	00	01	11	10
preset 0	X ₀	X ₁	X ₃	X ₂
1	4	5	7	6

PD[0]

	0	1	3	2
0	X ₀	X ₁	X ₃	X ₂
1	4	5	7	6

(2)

$$PD[1] = \text{preset} \cdot \text{PresetData}[1]$$

$$PD[0] = \text{preset} \cdot \text{PresetData}[0]$$

step 2: finding the CD (clear Data pin equations). Please note CD has dependency on preset (since the priority logic).

preset	clear	PresetData		clear Data (CD)	
		1	0	1	0
0	0	0	0	X	don't care conditiony (min terms)
		0	1		
		1	0		
		1	1		
0	1	0	0	0	0
		0	1	0	0
		1	0	0	0
		1	1	0	0
1	0	0	0	X	don't care conditiony (min terms) taken care by preset
		0	1		
		1	0		
		1	1		
1	1	0	0	0	0
		0	1	0	1
		1	0	1	0
		1	1	1	1

40

$cd[1]$

	00	01	11	10
00	X ₀	X ₁	X ₃	X ₂
01	0 ₄	0 ₅	0 ₂	0 ₆
11	0 ₁₂	0 ₁₃	X ₅	X ₄
10	X ₈	X ₉	X ₁₁	X ₁₀

$cd[0]$

	00	01	11	10
00	X ₀	X ₁	X ₃	X ₂
01	0 ₄	0 ₅	0 ₂	0 ₆
11	0 ₁₂	1 ₁₃	1 ₅	0 ₁₄
10	X ₈	X ₉	X ₁₁	X ₁₀

we need to simplify for zero's
and take inversion/need to
simplify for max terms.

$$cd[1] = \overline{\text{Preser}} \cdot \text{clear} + \text{Preser} \cdot \text{PreserData}[1]$$

$$= (\overline{\text{clear}} + \text{Preser}) (\overline{\text{Preser}} + \text{PreserData}[1])$$

$$cd[0] = \overline{\text{Preser}} \cdot \text{clear} + \text{Preser} \cdot \text{PreserData}[0]$$

$$= (\overline{\text{clear}} + \text{Preser}) (\text{Preser} + \text{PreserData}[0])$$

$cd[1]$, $cd[0]$ expression are for when $cd[1]$, $cd[0]$ become zero.
However, we want whenever we have $cd[1]=1$ / $cd[0]=1$ we want
PF output to zero. so, we have to connect $\overline{cd[1]}$ and $\overline{cd[0]}$
to PF inputs.

UpDown should be connected to SP pin of FF.

we need to derive D_1, D_0 input equations for FF.

UpDown	current state		Next state (count)			
			D_1	D_0	D_1	D_0
0	0	0	$\textcircled{A}^* \text{X}/0$	1	$\text{X}/0$	1
0	0	1	$\text{X}/0$	0	$\text{X}/0$	0
0	1	0	$\text{X}/0$	0	$\text{X}/0$	1
0	1	1	$\text{X}/0$	1	$\text{X}/0$	0
1	0	0	0	$0/\text{X}$	1	$0/\text{X}$ \textcircled{B}^*
1	0	1	1	$0/\text{X}$	0	$0/\text{X}$
1	1	0	1	$0/\text{X}$	1	$0/\text{X}$
1	1	1	0	$0/\text{X}$	0	$0/\text{X}$

\textcircled{A}^* 0, 1, 2, 3 terms are don't care for D_1

\textcircled{B}^* 4, 5, 6, 7 terms are don't care for D_0 .

Counter
K5[1]

D_1	00	01	11	10
0	X_0	X_1	X_2	X_3
1	0	1	0	X_4

$$D_1 = \overline{CS[1]} \cdot CS[0] + CS[1] \cdot \overline{CS[0]}$$

K5[0]

D_1	00	01	11	10
0	X_0	X_1	X_3	X_2
1	1	0	0	1

$$D_1 = \overline{CS[0]}$$

K5[1]

D_0	00	01	11	10
0	1	0	1	0
1	X_4	X_5	X_2	X_6

$$D_0 = \overline{CS[1]} \cdot \overline{CS[0]} + CS[1] \cdot CS[0]$$

D_0	00	01	11	10
0	1	0	0	1
1	X_4	X_5	X_2	X_6

$$D_0 = CS[0]$$

Async flip-flop \rightarrow I memod \rightarrow you will find one 4 memod.

always @ (negedge Reset or negedge Set or negedge clk)

if (!Reset)

NextState \leftarrow 12; \rightarrow 1100 ✓

else if (!Set)

NextState \leftarrow 5; \rightarrow 0101 ✓

else

NextState \leftarrow CurrentState;

➤ FFs with Preset/clear will be used.

➤ It is to be noted that

NextState[0] \Rightarrow FF will have both Preset and clear terminals.

NextState[1] \Rightarrow FF will have only clear terminal since '0' is assigned under both the conditions.

NextState[2] \Rightarrow FF will have only preset terminal since '1' is assigned under both the conditions.


1100
0101

Reset	Set	NextState[0]
0	0	0
0	1	0
1	0	1
1	1	

$$PD = \text{Reset} \cdot \overline{\text{Set}}$$

$$CD = \overline{\text{Reset}}$$


\rightarrow this condition take care by clkA.



NextState[1]

Reser	Ser	NextState[1]
0	0	0
0	1	0
1	0	0
1	1	1

\Rightarrow all on 0's \Rightarrow only cp pm needed,




$$CD = \overline{\text{ser}} + \text{Reser}$$

~~However, the output is not needed for the next state calculation~~



5




NextStateT2

Reset Set NextStateT2


0	0	1
0	1	1
1	0	1

⇒ all are '1's ⇒ only PD pm needed.

1 1 → clock takes care of this condition



$$PD = \overline{Set} + \overline{Reset}$$



NextState[3]:

Reset	Set	NextState[3]	
0	0	1	PD logic
0	1	0	
1	0	0	CD logic
1	1	1	

$$\begin{array}{r} 1100 \\ -0101 \\ \hline \end{array}$$

	0	1
0		
1	0	

$CD = \text{Reset} \cdot \overline{\text{Set}}$


	1	0
0	1	1
1		

$PD = \overline{\text{Reset}}$

$PD = \overline{\text{Reset}}$

$PDN = \overline{\text{Reset}} = \overline{\text{Reset}}$

please note $\frac{PDN}{CDN}$ *



Async Flip-Flop.

I-Method.

⑥


working out the equations for PD & CD inputs. to this

particular example ~~set~~ Reset/clear button depend on the

Reset & Set.

		PD				CD			
Reset	Set	3	2	1	0	3	2	1	0
0	0	1	1	1	1			0	0
0	1	1	1	1	1			0	0
1	0		1		1	0		0	
1	1								


- Ⓐ Represent Nextstate [1] FF do not need Preset pin
- Ⓒ Represent/indicate that Nextstate [2] FF do not need CD pin.



$$PD[3] = \overline{\text{Reset}}$$



$$PD[2] = \overline{\text{Set}} + \overline{\text{Reset}}$$



$$PD[0] = \overline{\text{Reset}} \cdot \overline{\text{Set}}$$


~~Have to use next state~~
~~recognition of next~~
~~state of the flip-flop~~
~~next state~~

$$PD[3] = \overline{\text{Reset}}$$

NS PD [1] not needed

NS

CD[3]




$$CD[3] = \overline{\text{reset}} + \text{set}$$

we need to take Inversion of $\overline{\text{reset}}$ & connect it to CD[3] pin.

$$CD[3] = \overline{\text{set} + \overline{\text{reset}}}$$

CD[1]




$$CD[1] = \text{set} \cdot \overline{\text{reset}}$$

we need to take complement of $\overline{\text{reset}}$ & connect it to CD[1] pin.


$$CD[1] = \overline{\text{set} \cdot \overline{\text{reset}}}$$

CD[2]



No-need


CD[0]



$$CD[0] = \overline{\text{reset}}$$

we need to take complement & connect it to the CD[0] pin.

$$CD[0] = \overline{\text{reset}}$$



Sync Preset Counter

⑧

≠ we will synthesize with option 2, where Preset & clear logic will be directed towards D inputs. Furthermore, we will use FF with two D_1, D_0 inputs & data selector pin.

≠ First observation is the following, truth table will be correct after we have more no. of i/p variable

Ex:	Preset Data	up down	CS	ur
preset	0		1 0	1 0

≠ 6 i/p variables:

up down

≠ so, let's deal with only Preset input first & let us assume that we are going to connect it to CD pin of FF. Then Preset=1, D_1 should be supplied with PresetData₁.

ie

Preset	PresetData		NS	
	1	0	D_1, D_0	D_1, D_0
1	0 0	0 0	0 0	0 0
	0 1	0 1	0 1	0 1
	1 0	1 0	1 0	1 0
	1 1	1 1	1 1	1 1

⇒

NS[1]

$D_1 = \text{PresetData } 1$

$D_0 = \text{PresetData } 0.$

else condition in the code works only when $\text{Preset} \geq 0$!
 i.e. mean we need to get D_0 from logic.

Updown	CS		N.C	
	1	0	1 D_0	0 D_0
0	0	0	1	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0

NST[0]
 D_0

	00	01	10	11
0	1		1	
1		1		1

NST[0]
 D_0

	00	01	11	10
0	1			1
1	1			1

NST[1]

$$D_0 = \overline{\text{updown}} \cdot \overline{\text{CS}[1]} \cdot \overline{\text{CS}[0]}$$

$$+ \overline{\text{updown}} \cdot \text{CS}[1] \cdot \overline{\text{CS}[0]}$$

$$+ \text{updown} \cdot \overline{\text{CS}[1]} \cdot \text{CS}[0]$$

$$+ \text{updown} \cdot \text{CS}[1] \cdot \text{CS}[0]$$

$$= \overline{\text{updown}} \left(\overline{\text{CS}[1]} \overline{\text{CS}[0]} + \text{CS}[1] \overline{\text{CS}[0]} \right) + \text{updown} \left(\overline{\text{CS}[1]} \text{CS}[0] + \text{CS}[1] \text{CS}[0] \right)$$

$$= \left(\overline{\text{CS}[1]} \overline{\text{CS}[0]} + \text{CS}[1] \overline{\text{CS}[0]} \right) \oplus \text{updown}$$

* Circuit is not drawn *

Sync Flip Flop

9

