

Digital Design with Verilog

RISC-V : Instruction Set Architecture

Lecture 27 : RISC-V Part 2




Disclaimer

I do not own all the slides which I am going to present.
The content is mostly from

- GIAN course titled “**Next-Generation Semiconductors: RISC-V, AI, TL-Verilog**” by Steeve Hoover.
<https://github.com/silicon-vlsi/gian-course-2024-IITBBS>
- Introduction to Computer Architecture by Hasan Baig,
<https://www.hasanbaig.com>
 - Most of the slides are copied/directly from his course content, please visit his site for reference.
- Digital Design and Computer Architecture, RISC-V Edition by Sarah L. Harris and David Money Harris.
- Other online publicly available sources. I tried my best to acknowledge the source wherever possible. **I too might have missed some sources too 😊**

Quick Recap

- RISC-V Registers → 32 registers each of them is 32-bits wide
- Learnt How to translate C code to pseudocode and then to assembly language



Quick Recap

Category	Instruction	Example	Meaning	Comments
Arithmetic	Add	add x5, x6, x7	$x5 = x6 + x7$	Three register operands; add
	Subtract	sub x5, x6, x7	$x5 = x6 - x7$	Three register operands; subtract
	Add immediate	addi x5, x6, 20	$x5 = x6 + 20$	Used to add constants
Conditional branch	Branch if equal	beq x5, x6, 100	if ($x5 == x6$) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if ($x5 != x6$) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if ($x5 < x6$) go to PC+100	PC-relative branch if registers less
	Branch if greater or equal	bge x5, x6, 100	if ($x5 \geq x6$) go to PC+100	PC-relative branch if registers greater or equal



Compiling Loop Statements

```
sum = 0;
for (i = 0; i < 100; i += 1)
{
    sum += i;
}
```

Convert a for loop to a while loop:

```
sum = 0;
i = 0;
while (i < 100) {
    sum += i;
    i += 1;
}
```

Do not forget to increment the loop control variable.



Pseudo Instructions

- Pseudo instructions are **fake** instructions
- Purpose: Make it easier for programmers to write assembly code
 - Assembler converts pseudo instructions to real instructions

Pseudoinstruction	Real Instructions
<code>nop</code>	<code>addi x0, x0, 0</code>
<code>mv rd, rs</code>	<code>addi rd, rs, 0</code>
<code>neg rd, rs</code>	<code>sub rd, x0, rs</code>
<code>li rd, immd</code>	<code>addi rd, x0, immd</code> Or more than one instruction *

* Depending on immd. If immd is small, use only one instruction.



Warmup Activity

Which register is larger? Is the condition true?

`if (t0 < t1) goto L`

t0 1111 1111 1111 1111 1111 1111 1111 1111

t1 0000 0000 0000 0000 0000 0000 0000 0001

signed: t0 < t1 because $-1 < 1$

unsigned: t0 > t1 because $(2^{32} - 1) > 1$

Branch with unsigned comparisons

- Conditional branches
 - If a condition is true, go to the instruction indicated by the label
 - Otherwise, continue sequentially

```
beq    rs1, rs2, L1    # if (rs1 == rs2) goto L1
bne    rs1, rs2, L2    # if (rs1 != rs2) goto L2
```

```
# compare signed numbers
```

```
blt    rs1, rs2, L3    # if (rs1 < rs2) goto L3
bge    rs1, rs2, L4    # if (rs1 >= rs2) goto L4
```

```
# compare unsigned numbers
```

```
bltu   rs1, rs2, L     # if (rs1 < rs2) goto L
bgeu   rs1, rs2, L     # if (rs1 >= rs2) goto L
```

Recalling Logical Operations

NAND



$$F = (xy)'$$

x	y	F
0	0	1
0	1	1
1	0	1
1	1	0

NOR



$$F = (x + y)'$$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0

Exclusive-OR
(XOR)



$$F = xy' + x'y$$

$$= x \oplus y$$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

Exclusive-NOR
or
equivalence



$$F = xy + x'y'$$

$$= (x \oplus y)'$$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1



Recalling Logical Operations

A	1001 1011
B	1100 1101
A AND B	1000 1001

A	1001 0011
B	1101 1001
A OR B	1101 1011

A	1101 1011
B	1001 1111
A XOR B	0100 0100

Z	0xA6
	1010 0110
NOT Z	0101 1001



Recalling Logical Operations

Shift left	1001 1011
By 3 ($\ll 3$)	1101 1000

Shift right logical	1001 1011
By 4 ($\gg 4$)	0000 1001

Shift right arith.	1001 1011
By 4 ($\gg 4$)	1111 1001

There are two versions of shift right.

The sign bit is padded from the left for shift right arithmetic.



RISC-V Instructions for Logical Operations

Operation	C/Python	RISC-V
Shift left	<<	<code>sll</code> , <code>slli</code>
Shift right logic	>>	<code>srl</code> , <code>srl</code>
Shift right arith.	>>	<code>sra</code> , <code>srai</code>
Bitwise AND	&	<code>and</code> , <code>andi</code>
Bitwise OR		<code>or</code> , <code>ori</code>
Bitwise NOT	~	<code>xori</code>
XOR	^	<code>xor</code> , <code>xori</code>

*i instructions take an immediate as the second operand
Immediates are 12-bit long and sign extended



RISC-V: and and andi operations

and t0, t1, t2

andi t0, t1, 0x5CC

The 12-bit immediate in ANDI is **sign extended**

t1	0000 0000 0000 0000 0011 0100 0101 0111
t2 or immd	0000 0000 0000 0000 0000 0101 1100 1100
t0	0000 0000 0000 0000 0000 0100 0100 0100



RISC-V: or and ori operations

or t0, t1, t2

ori t0, t1, 0xDC0

The 12-bit immediate is **sign extended**

t1	1000	0100	0000	0000	0101	0010	0101	1010
----	------	------	------	------	------	------	------	------

t2 or immd	1111	1111	1111	1111	1111	1101	1100	0000
------------	------	------	------	------	------	------	------	------

t0	1111	1111	1111	1111	1111	1111	1101	1010
----	------	------	------	------	------	------	------	------



RISC-V: xor and xori operations

`xor t0, t1, t2`

`xori t0, t1, 0x5CF`

The 12-bit immediate is sign extended

t1	0101 1110 1111 1111 1100 1100 1001 1110
t2 or imm	0000 0000 0000 0000 0000 0101 1100 1111
t0	0101 1110 1111 1111 1100 1001 0101 0001



RISC-V: xor and xori operations

`xori t0, t1, -1`

The 12-bit immediate is sign extended

t1	0101 1110 1111 1111 1100 1100 1001 1110
immd	1111 1111 1111 1111 1111 1111 1111 1111
t0	

What is this operation?

RISC-V: NOT Operation

- Invert bits in a word (32 bits)
 - Change 0 to 1, and 1 to 0
- RISC-V does not have NOT. NOT is done with an XOR
 - NOT is a **pseudoinstruction**

not t0, t1 # xori t0, t1, -1

t1 1111 0000 0000 0000 0011 1100 0000 0000

immd 1111 1111 1111 1111 1111 1111 1111 1111

t0 0000 1111 1111 1111 1100 0011 1111 1111

Quick Question

What are the bits in t0 after the following instruction is executed?

```
ori    t0, t1, -1
```

- A. All bits in t0 are 1
- B. All bits in t0 are 0
- C. 32 bits from t1
- D. Higher 20 bits are from t1. Lower 12 bits are set to 0
- E. Higher 20 bits are from t1. Lower 12 bits are set to 1



Logical Operations

- Logical operators in Python: and, or, not
- Logical operators in C: &&, ||, !

In logical expressions, **non-zero values are True**

Logical Operations

- How do we do logical operators AND and OR in C/Python?

// Python: and, or

// C: &&, ||

```
if (cond1 && cond2) {  
    // if_branch  
} else {  
    // else_branch  
}
```

Short-circuit evaluation!

If cond1 is not true,
cond2 is not evaluated.

Example:

```
if ((p != NULL) && (p[0] < 0)) { ...           // C
```

```
if obj is not None and obj.v :                # Python
```



Logical Operations in IF Statements

```
if (cond1 and cond2) then
    if_branch
Else
    else_branch
```

Pseudocode

```
if ! cond1 goto Else
if ! cond2 goto Else
    if_branch
    goto EndIf
Else:
    else_branch
EndIf:
```

```
if (cond1 or cond2) then
    if_branch
Else
    else_branch
```

Pseudocode


```
if cond1 goto If
if ! cond2 goto else
If:
    if_branch
    goto EndIf
Else:
    else_branch
EndIf:
```

RISC-V: slli and sll operations

```
slli t0, t1, 4
```

```
sll t0, t1, t2      # assume t2 is 4
```

- Shift the bits in **t1** left by 4 positions
- The highest 4 bits in t1 are lost. 0 is shifted in from the right



RISC-V: srli and srai operations

srli t2, t1, 4

srai t3, t1, 4

- Shift the bits right by 4 positions
- SRLI pads with 0 and SRAI pads with the sign bit (not always 1!)

	t1	1010 1000 0000 0000 0011 1100 0000 1010
srli	t2	0000 1010 1000 0000 0000 0011 1100 0000
srai	t3	1111 1010 1000 0000 0000 0011 1100 0000




How to load 32-bit constant into a Register ?

- We are good at 12-bit immediate most of the time, but sometimes need larger numbers
- How do we load a 32-bit constant in a register?

Example:


0x12345678



RISV-V: lui instruction

LUI rd, immd

- LUI allows 20-bit immediate
 - Assembler supports `%hi(C)` to get the higher 20 bits of C
- The 20 bits are placed into bits 12 to bits 31
 - Lower 12 bits are cleared



How do we set the lower 12 bits to other values?



RISC-V: lui Loading Large Constants

- Load 0x12345678 into register x18

```
lui    x18, 0x12345
addi   x18, x18, 0x678
```


31 ... 12 11

0001 0010 0011 0100 0101 0110 0111 1000



Quick Question

Write the instructions to load **0x789ABCDE** into register x18, so the values should appear in x18 register like below:




Memory Addressing

Memory is just a large, single-dimensional array of bytes


- 1 Byte = 8 bits ; 1 Word = 4 bytes = 32 bits
- Most architectures address individual **bytes** in memory.
- Thus, the memory address of a **word** must be a multiple of 4.

1 word = 32 bits



Memory Addressing


- Visual representation of a memory



Byte Address	Word Address	Memory
0x 000	0x000	
0x 001		
0x 010		
0x 011		
0x 100	0x100	
0x 101		
0x 110		
0x 111		

Memory Operands

- Main memory used for composite data
 - Arrays, structures, etc.
 - Arithmetic operations occur only on registers
- To apply arithmetic operations on memory contents (data transfer instructions)
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- A 32-bit address space supports 4 GB





Memory Addresses

Suppose word array A starts from 0x9000 (stored in s1). $A[0]$, $A[1]$, $A[2]$, ..., $A[4000]$, ... $A[i]$

We need to specify an address in load/store instructions. What are the addresses of these words?

C	Address	Values (Decimal)
	...	
A[7]	0x901C	700
A[6]	0x9018	600
A[5]	0x9014	500
A[4]	0x9010	400
A[3]	0x900C	300
A[2]	0x9008	200
A[1]	0x9004	100
A[0]	0x9000	0

4 bytes in A[1]	
Address	Value
0x9007	0x00
0x9006	0x00
0x9005	0x00
0x9004	0x64



Memory Operands Example

Format of Load and Store instructions

- Load a word from memory into destination register
 - **Load: lw** R1, Offset (R2)
 - $\text{Reg}[R1] = \text{Mem}[\text{Reg}[R2] + \text{Offset}]$
 - ➔ Load the contents from memory address **R2 + Offset** into register **R1**
- Store a word from register to memory
 - **Store: sw** R3, Offset (R2)
 - $\text{Mem}[\text{Reg}[R2] + \text{Offset}] = \text{Reg}[R3]$
 - ➔ Store the contents of register **R3** to memory address **R2 + Offset**

Effective Address: Offset + base address in register

Offset ➔ is a constant value. Not a register

offset range [-2048, 2047]



Memory Operands Example

Example C code:

g = h + A[7]; **//A is array/list of 100 W**

- g in x20, h in x21, base address of A in x22

Compiled RISC-V code:

```
lw      x9, 7(x22)
add     x20, x21, x9
```

- Index 7 requires the offset of 28
 - 4 bytes per Word

Therefore,

```
lw      x9, 28(x22)
add     x20, x21, x9
```



Byte Order

How is a word stored in memory?

#x1 is 0x01020304

sw x1, 0x100(x0)

Which byte goes to address 0x100?

Memory Address	Value
0x0000 0103	
0x0000 0102	
0x0000 0101	
0x0000 0100	



Byte Order

x1 is 0x01020304

sw x1, 0x100(x0)

Big-endian: The **highest** byte goes to the lowest memory address.

Memory Address	Value
0x0000 0103	04
0x0000 0102	03
0x0000 0101	02
0x0000 0100	01

Little-endian: The **lowest** byte goes to the lowest memory address.

Memory Address	Value
0x0000 0103	01
0x0000 0102	02
0x0000 0101	03
0x0000 0100	04



RISC-V uses little endian.



Knowledge Check

What are the bits in t0 after executing the following RISC V instruction?

```
lw t0, 0x200(x0)
```

- A. 0x3265 81AC
- B. 0xAC81 6532
- C. 0xCA18 5623
- D. 0x6532 AC81
- E. None of the above

Memory Address	Value
0x0000 0203	0x32
0x0000 0202	0x65
0x0000 0201	0x81
0x0000 0200	0xAC

Data of other Sizes

- RISC-V supports data of other sizes
 - Each type can be signed or unsigned

Number of bits	Name	C types (typical)
8 bits	byte	char
16 bits	half word	short int
32 bits	word	int, long int

load **signed** (sign extended) byte/halfword
`lb/lh rd, offset(rs1)`

load **unsigned** (0 extended) byte/halfword
`lbu/lhu rd, offset(rs1)`

Store the **lowest** byte/halfword
`sb/sh rs2, offset(rs1)`

Data Transfer Instructions

Not needed for 32-bit processor


Data transfer	Load word	lw x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Word from memory to register
	Load word, unsigned	lwu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Word from register to memory
	Load halfword	lh x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Halfword from memory to register
	Load halfword, unsigned	lhu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Halfword from register to memory
	Load byte	lb x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte from memory to register
	Load byte, unsigned	lbu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Byte from register to memory
	Load upper immediate	lui x5, 0x12345	$x5 = 0x12345000$	Loads 20-bit constant shifted left 12 bits

Data Transfer Instructions

- LB or LBU instruction loads a **byte** from memory to a register
 - LB: the byte is sign extended to a word
 - LBU: the byte is zero extended to a word
- SB instruction stores a **byte** in a register to a memory
 - Only the lowest 8 bits of the register are stored

Registers

Memory



Knowledge Check

What is the value in t0 after executing the following RISC V instruction?

`lb t0, 0x201(x0)`

- A. `0x0000 00AC`
- B. `0x0000 0081`
- C. `0xFFFF FFAC`
- D. `0xFFFF FF81`
- E. None of the above

Memory Address	Value
<code>0x0000 0203</code>	<code>0x32</code>
<code>0x0000 0202</code>	<code>0x65</code>
<code>0x0000 0201</code>	<code>0x81</code>
<code>0x0000 0200</code>	<code>0xAC</code>

Knowledge Check

What is the value in t0 after executing the following RISC V instruction?

```
lh    t0, 0x200(x0)
```

- A. 0x0000 81AC
- B. 0x0000 AC81
- C. 0xFFFF 81AC
- D. 0xFFFF AC81
- E. None of the above

Memory Address	Value
0x0000 0203	0x32
0x0000 0202	0x65
0x0000 0201	0x81
0x0000 0200	0xAC



Registers vs Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



Memory Addressing

- RISC-V has only one memory addressing mode

// the offset must be an immediate

```
lw    x1, x2(x3)    # this is wrong
```

// calculate the address with

```
ADD   add    t0, x2, x3
lw    x1, 0(t0)
```

Thank you