

$24 \rightarrow 2/4$
 00010
 0100
 7 seq.
 2 C
 $24 \% 10 = 2$
 $24 - \text{msb} \times 10 = 4$
 $24/8 = 3$
 $24/10 = 24 \times 0.1$

Temperature	Digital Output	
	Binary (11-bit Data)	Hex
+25°C	0000 1100 1001 1111	0x0B9F

Sign bit
 11-bit data
 2°C
 0.25°C

Figure 2: Temperature Data Format

- **EXCERCISE:** When you read 0001 0100 What is the temperature in C ?

DESIGN EXCERCISE

- Run the template code which has the DUT module and the model of the LM07 connected.
- Start the blocks:
 - Design a **5-b counter**. Use **DEFINES** for the value for reset (eg. **RST_COUNT**) and maximum count (eg. **MAX_COUNT**)
 - Design **3-state (IDLE, READ, LATCH)** such that:
 - * At *reset* OR (NOT READ and NOT LATCH): **IDLE** state
 - * During read: **READ** state
 - * During latch: **LATCH** state
 - * After system reset or counter reset, remain in IDLE state for **CS_LOW_COUNT** clock cycles.
 - * Remain in READ state from **CS_LOW_COUNT** till **CS_HIGH_COUNT**
 - * Then switch to IDLE state and after **SPI_LATCH_COUNT** switch to LATCH state for 1 clock cycle and then back to IDLE state.
 - Now let's implement the state machine for the following conditions:
 - * The SPI clock **SCK** is system clock divide by 2
 - * Let one complete read cycle (ie. IDLE-READ-IDLE-LATCH-IDLE) be 28 system clock cycles.
 - * After reset, IDLE state for 4 system clock cycles
 - * READ state for 16 system clock cycles (8 SCK cyceles)
 - * LATCH state after 22 system clock cycles
 - * See the image below with the timing diagram of the implemented FSM with above parameters.

$LSB = DEC - \frac{MSB_BCD \times 10}{10} = 24 - 20 = 4$
 $-(\frac{MSB_bcd}{8} \times 8 + \frac{msb_bcd}{2} \times 2)$

$24 - \frac{msb_bcd}{2} (8 + 2)$
 $24 - (2 \times 8 + 2 \times 2) = 4$
 $sel = 0$




Figure 3: FSM Timing