
EE 599: Assignment 1

Suraj Chakravarthi Raja | surajcha@usc.edu | USC ID: 1389-2888-44

GitHub Repo: github.com/solaremperor/EE-599_SurajChakravarthiRaja_1389288844

Problem 1: Odd-Even Transposition Sort



Odd-even transposition sort is a parallel sorting algorithm. It sorts a sequence of n sorting elements in n clocks given that n is even. It uses n/2 compare-exchange processing elements operating in parallel during each clock cycle.

Here are the specifications of the sorting engine, for sorting a sequence of 'n' elements.

- Number of compare-exchange processing elements: n/2
- Number of clocks to produce a result: n clock cycles
- This design is not pipelined
- The number of elements 'n' must be even for this approach to work

Design files

The complete set of design files are available as in the GitHub repo.

• sorter.v : This top-level module contains the complete RTL design of sorting engine

```
module sorter #(
    parameter BIT_WIDTH = 8,
    parameter SEQ_WIDTH = 16 // this is 'n'
)
(
    input clk,
    input reset,
    input start,
    input [(BIT_WIDTH*SEQ_WIDTH)-1:0] in,
    output [(BIT_WIDTH*SEQ_WIDTH)-1:0] out,
    output valid,
);
```

- o The parameter BIT_WIDTH sets the bit-width of each element. It is set to 8 bits for this report.
- The parameter SEQ_WIDTH is used to set the number of elements in the sequence. *NOTE:* Remember that this number must always be an even number.
- When the reset is cleared, so long as the start signal is active low, the input sequence is loaded at the positive edge of every clock cycle.
- When the resulting sorted sequence is ready, the valid output line goes ACTIVE HIGH.
- sorter_tb.v : Testbench used to simulate, probe and validate the design.

```
module sorter_tb #(
          parameter BIT_WIDTH = 8,
          parameter SEQ_WIDTH = 16 // this is 'n'
)
(
);
```

- The parameter BIT_WIDTH sets the bit-width of each element. It is set to 8 bits for this report.
- The parameter SEQ_WIDTH (default value = 16) is used to set the number of elements in the sequence. *NOTE: Remember that this number must always be an even number.*
- The testbench randomly generates a sequence of 'SEQ_WIDTH' number of unsigned integer elements for sorting.


Simulation waveforms (16 element sequence)

The simulation uses a 10 ns clock (clk).

In the simulation waveform, you will see that at the 20 ns mark, the start line is set to HIGH. This begins the sorting process. The input sequence (seq) is 1,5,0,2,9,5,9,2,2,1,6,3,7,7,7,1.

We see that at the 130 ns mark, the final sorted result is already available. This is because not all sequences need the entire 16 clock cycles to complete. But, some sequences need the additional time, so we let the sorting continue. At the 170 ns mark, the valid line goes HIGH (after 16 clock cycles) indicating that sorting is complete. The sorted new sequence (newSeq) is 0, 1, 1, 1, 2, 2, 2, 3, 5, 6, 6, 7, 7, 7, 9, 9.

(The enlarged waveform is on the next page)



Elaborated Design (16 element sequence)

(Inserted in the next page)

Synthesized Schematic (16 element sequence)

(Inserted in the next page)

Synthesis Reports (16 element sequence)

Resource utilization report (16 element sequence)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019 | Date : Sat Mar 7 17:15:37 2020

Host: urumi running 64-bit major release (build 9200)

| Command : report_utilization -file sorter_utilization_synth.rpt -pb

sorter_utilization_synth.pb

| Design : sorter

| Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A	vailab	le Util	6
Slice LUTs*	262	0	14400	1.82
LUT as Logic	262	0	14400	1.82
LUT as Memory	0	0	6000	0.00
Slice Registers	134	0	28800	0.47
Register as Flip Flop	134	0	28800	0.47
Register as Latch	0	o	28800	0.00
F7 Muxes	. 0	o	8800	0.00
F8 Muxes	I 0 I	0 İ	4400	0.00 I

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

++	+	+	+	
Total	Clock Enable	Synchronous	Asynchronous	
++	+	+	+	
0	_	-	-	
0	_	-	Set	
0	_	-	Reset	
0	_	Set	-	
0	_	Reset	-	
0	Yes	-	-	
0	Yes	-	Set	
0	Yes	-	Reset	
0	Yes	Set	-	
134	Yes	Reset	t -	
		1		

+----+

2. Memory

+	+-		+			+			+		+
Site Type		U	sed	1	Fi	xed	A	va-	ilable	Uti	l%
+	+-		+			+			+		+
Block RAM Tile		0		0)				50	0.00	1
RAMB36/FIF0*		0		0)				50	0.00	
RAMB18		0		0)		100		0.00		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	-+ Available -+	Util%	ó	
DSPs		0	0 -+	66	0.00	

4. IO and GT Specific

+			++		++
-	Site Type		Use	d Fix	ed Available Util%
+			++		++
	Bonded IOB		260	0	54 481.48
	Bonded IPADs		0	0	2 0.00
	Bonded IOPADs		0	0	130 0.00
-	PHY_CONTROL		0	0	2 0.00
	PHASER_REF		0	0	2 0.00
-	OUT_FIFO		0	0	8 0.00
İ	IN_FIFO	İ	0	0	8 0.00
i	IDELAYCTRL	Ĺ	0 j	0	2 0.00

IBUFDS		0	0		54	0.00
PHASER_OUT/PHASER_OUT_PH	Υ	0	0		8	0.00
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00
IDELAYE2/IDELAYE2_FINEDE	LAY	0	0	100	0.00)
ILOGIC		0	0		54	0.00
OLOGIC		0	0		54	0.00

5. Clocking

+	++		+	-+	+
Site Type	Used	Fixe	ed Available	Ut	il%
BUFGCTRL	++ 1	. .	·+ 0	-+ 32	+ 3.13
BUFIO	6)	0	8	0.00
MMCME2_ADV	6)	0	2	0.00
PLLE2_ADV	6)	0	2	0.00
BUFMRCE	6)	0	4	0.00
BUFHCE	6)	0	48	0.00
BUFR	0)	0	8	0.00
+	++		+	-+	+

6. Specific Feature

+	•	•	A1 - L 11+-100 L
Site Type	•	Fixea +	Available Util%
BSCANE2	Θ	0	4 0.00
CAPTUREE2	0	0	1 0.00
DNA_PORT	0	0	1 0.00
EFUSE_USR	0	0	1 0.00
FRAME_ECCE2	0	0	1 0.00
ICAPE2	0	0	2 0.00
STARTUPE2	0	0	1 0.00
XADC	0	0	1 0.00
++	+	+	+

7. Primitives

-+		-+
Used	Functional Category	1
-+		-+
242		LUT
134	Flop & Latch	
131		IO
129		IO
115		LUT
30	CarryLogic	
17		LUT
14		LUT
	Used 	Used Functional Category

LUT2		2	LUT
LUT1		2	LUT
BUFG		1	Clock
+	-+	-+	+

8. Black Boxes

+----+ | Ref Name | Used | +-----

9. Instantiated Netlists

+----+ | Ref Name | Used | +-----

Timing estimation report (16 element sequence)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.644 ns	Worst Hold Slack (WHS):	0.131 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	268	Total Number of Endpoints:	268	Total Number of Endpoints:	135

Power estimation report (16 element sequence)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.127 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Thermal Margin: 73.5°C (6.2 W)

26.5°C

Effective 9JA: 11.5°C/W


Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

Junction Temperature:



Elaborated Design (32 element sequence)

(Inserted in the next page)

Synthesized Schematic (32 element sequence)

(Inserted in the next page)

Synthesis Reports (32 element sequence)

Resource utilization report (32 element sequence)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

Date : Sat Mar 7 17:38:18 2020

: urumi running 64-bit major release (build 9200) Host

| Command : report_utilization -file sorter_utilization_synth.rpt -pb

sorter_utilization_synth.pb

| Design : sorter

| Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A		
Slice LUTs*	537	0	14400 3.73
LUT as Logic	537	0	14400 3.73
LUT as Memory	0	0	6000 0.00
Slice Registers	266	0	28800 0.92
Register as Flip Flop	266	0	28800 0.92
Register as Latch	0	0	28800 0.00
F7 Muxes	0	0	8800 0.00
F8 Muxes	0	0 j	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
+ 0 l	+ I	+ - I	+ - I
0	- i - i	- i	Set
0	_ i	- j	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
266	Yes	Reset	t -

+----+

2. Memory

++		·+
Site Type	Used Fixed Available	Util%
++		· +
Block RAM Tile	0 0 50	0.00
RAMB36/FIFO*	0 0 50	0.00
RAMB18	0 0 100 0.00	1
4		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

+	+	-+	+	+	+
Site Type	e Used	Fixe	d Avail	able Util	.%
+	+	-+	+		+
DSPs	1	0	0	66	0.00
+	+	-+			+

4. IO and GT Specific

	+	+		
_	Site Type	Use	d Fixed	Available Util%
	Bonded IOB	516	0	54 955.56
	Bonded IPADs	0	0	2 0.00
	Bonded IOPADs	0	0 130	0.00
	PHY_CONTROL	0	0	2 0.00
	PHASER_REF	0	0	2 0.00
	OUT_FIFO	0	0	8 0.00
	IN_FIFO	0	0	8 0.00
	IDELAYCTRL	0	0	2 0.00

IBUFDS		0	0		54	0.00
PHASER_OUT/PHASER_OUT_PH	Υ	0	0		8	0.00
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00
IDELAYE2/IDELAYE2_FINEDE	LAY	0	0	100	0.00)
ILOGIC		0	0		54	0.00
OLOGIC		0	0		54	0.00

5. Clocking

+	-+	-+	+	++
Site Type	•	•	ed Availablo	
+	-+	-+	+	++
BUFGCTRL		1	0	32 3.13
BUFIO		0	0	8 0.00
MMCME2_ADV		0	0	2 0.00
PLLE2_ADV		0	0	2 0.00
BUFMRCE		0	0	4 0.00
BUFHCE		0	0	48 0.00
BUFR		0	0	8 0.00
+	-+	-+	+	++

6. Specific Feature

Site Type	++ Used +	Fixed	++ Available	+ Util%
BSCANE2	0	0	4	0.00
CAPTUREE2	0	0	1	0.00
DNA_PORT	Θ	0	1	0.00
EFUSE_USR	0	0	1	0.00
FRAME_ECCE2	0	0	1	0.00
ICAPE2	0	0	2	0.00
STARTUPE2	0	0	1	0.00
XADC	0	0	1	0.00
+	++		++	+

7. Primitives

+-		+	+-		-+
		•	•	Functional Category	•
İ	LUT4	· 	497	1	· LUT
Ι	FDRE	ĺ	266	Flop & Latch	
	IBUF		259		IO
	OBUF		257		IO
	LUT5		244		LUT
	CARRY4		62	CarryLogic	
	LUT6		31		LUT
	LUT3		17		LUT

	LUT1		5	LUT
	LUT2		2	LUT
	BUFG		1	Clock
+	+	+		-+

8. Black Boxes

+----+ | Ref Name | Used | +-----

9. Instantiated Netlists

+----+ | Ref Name | Used | +-----

Timing estimation report (32 element sequence)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.644 ns	Worst Hold Slack (WHS):	0.131 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	532	Total Number of Endpoints:	532	Total Number of Endpoints:	267

Power estimation report (32 element sequence)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.164 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.9°C

Thermal Margin: 73.1°C (6.1 W)


Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Elaborated Design (64 element sequence)

(Inserted in the next page)

Synthesized Schematic (64 element sequence)

(For brevity, only the first page of the schematic Inserted in the next page. The complete 11 page schematic inserted in **Appendix 1**)

Synthesis Reports (64 element sequence)

Resource utilization report (64 element sequence)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

______ | Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019 Date : Sat Mar 7 17:50:59 2020 : urumi running 64-bit major release (build 9200) Host | Command : report_utilization -file sorter_utilization_synth.rpt -pb sorter_utilization_synth.pb | Design : sorter | Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A	vailab	le Util%
Slice LUTs*	1085	0	14400 7.53
LUT as Logic	1085	0	14400 7.53
LUT as Memory	0	0	6000 0.00
 Slice Registers	525	0	28800 1.82
Register as Flip Flop	525	0 j	28800 1.82
Register as Latch	. 0	0 j	28800 0.00
F7 Muxes	0 1	0 j	8800 0.00
F8 Muxes	0	o j	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

+			
Total	Clock Enable	Synchronous	Asynchronous
0	_		-
0	_	-	Set
0	_	-	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
525	Yes	Rese	t -

+----+

2. Memory

+	+-		+			+			+		+
Site Type		U	sed	1	Fi	xed	A	va-	ilable	Uti	l%
+	+-		+			+			+		+
Block RAM Tile		0		0)				50	0.00	1
RAMB36/FIF0*		0		0)				50	0.00	
RAMB18		0		0)		100		0.00		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

+	. +	. +	-+	_+	+	
Site Type	Used	Fixed	Available	Util9	%	
DSPs	Ī	0	•	66	0.00	

4. IO and GT Specific

4	·		+	+	+		+-		-+
	Site Type			Used	Fixed	Av	ailable	e Uti	l%
4			-+	+	+		+-		-+
	Bonded IOB		1028	0			54 1	.903.70	
	Bonded IPADs		0	0			2	0.00	
	Bonded IOPADs		0	0	1	30	0.00		
	PHY_CONTROL		0	0			2	0.00	
	PHASER_REF		0	0			2	0.00	
	OUT_FIFO		0	0			8	0.00	
-	IN_FIFO		0	0			8	0.00	
-	IDELAYCTRL	1	0	I 0	1		2	0.00	

IBUFDS		0	0		54	0.00	
PHASER_OUT/PHASER_OUT_PHY	/	0	0		8	0.00	
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00	
IDELAYE2/IDELAYE2_FINEDEL	_AY	0	0	100	0.00		
ILOGIC		0	0		54	0.00	
OLOGIC		0	0		54	0.00	

+----+

5. Clocking

+	-+	-+-			+	-+	+
Site Type	Used	ļ	Fixe	ed	Available	Ut.	il%
BUFGCTRL	-+ 	1	 	0	+ 	32	+ 3.13
BUFIO		0	1	0		8	0.00
MMCME2_ADV	ĺ	0	İ	0	İ	2	0.00
PLLE2_ADV	İ	0	İ	0	İ	2	0.00
BUFMRCE	1	0	İ	0	İ	4	0.00
BUFHCE	Ì	0	ĺ	0	İ	48	0.00
BUFR	İ	0	İ	0	İ	8	0.00
+	-+	-+-	· 		+	-+	+

6. Specific Feature

+		-+-	+			- +		+.			-
İ	Site Type	1	Used	F	ixed		Available		Uti	l%	
T 1	BSCANE2	- + ·	+ 0			- -	4	Τ.		.00	ı
!		١.	_	1	-	1					!
	CAPTUREE2	-	0		0		1		6	00.0	
	DNA_PORT		0		Θ		1		0	00.0	
	EFUSE_USR		Θ		0		1		0	0.00	
	FRAME_ECCE2		0		0		1		0	0.00	
	ICAPE2		Θ		0		2		0	0.00	
	STARTUPE2		Θ		0		1		0	0.00	
-	XADC		0		0	l	1		0	0.00	1
+		-+-	+			-+		.			_

7. Primitives

+-		++			-+
	Ref Name	Used	Functi	onal Category	Ī
I	LUT4	1009			LUT
ĺ	FDRE	525	1	Flop & Latch	
	IBUF	515			IO
	OBUF	513			IO
	LUT5	500			LUT
	CARRY4	126		CarryLogic	
	LUT6	64			LUT
	LUT3	17			LUT

LUT1 LUT2		7 3	LUT LUT
BUFG		1	Clock
+	-+	-+	+

8. Black Boxes

+----+ | Ref Name | Used | +-----

9. Instantiated Netlists

+----+ | Ref Name | Used | +-----

Timing estimation report (64 element sequence)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.644 ns	Worst Hold Slack (WHS):	0.134 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	1050	Total Number of Endpoints:	1050	Total Number of Endpoints:	526

Power estimation report (64 element sequence)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.236 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 27.7°C

Thermal Margin: 72.3°C (6.0 W)


Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Elaborated Design (128 element sequence)

(Inserted in the next 4 pages)

Synthesized Schematic (128 element sequence)

(For brevity, only the first page of the schematic Inserted in the next page. The complete 21 page schematic inserted in **Appendix 2**)

Synthesis Reports (128 element sequence)

Resource utilization report (128 element sequence)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

Date : Sat Mar 7 18:24:11 2020

: urumi running 64-bit major release (build 9200) Host

| Command : report_utilization -file sorter_utilization_synth.rpt -pb

sorter_utilization_synth.pb

| Design : sorter

| Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A	vailab	le Util%
Slice LUTs*	2179	0	14400 15.13
LUT as Logic	2179	0	14400 15.13
LUT as Memory	0	0	6000 0.00
Slice Registers	1042	0	28800 3.62
Register as Flip Flop	1042	0	28800 3.62
Register as Latch	0	0	28800 0.00
F7 Muxes	0	0	8800 0.00
F8 Muxes	0	0	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

++			++
Total	Clock Enable	Synchronous	Asynchronous
0		-	-
0	_ 1	-	Set
0	_ 1	-	Reset
0	_ 1	Set	-
0	_ 1	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
1042	Yes	Rese	t -

+----+

2. Memory

Site Type		U	sed	Fixed	Ava	ilable	Uti	l%
Block RAM Tile RAMB36/FIFO* RAMB18		0 0 0	 	0 0 0	100	50 50 0.00	0.00 0.00 	ļ

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

+		L	+			+		+	
Site	Туре	Used	Fixed	t	Available	Ut	til	%	
DSPs		1	0	0		66		0.00	I

4. IO and GT Specific

+	Site Type			•		+ Fixed		•	•	I
+	Bonded IOB	 I	+ 2052	+	 0	+ 		+- 54 3	3800.00	
i	Bonded IPADs	i	0	1	0	İ		2	0.00	
i	Bonded IOPADs	İ	Θ	i i	0	130	1	0.00	1	
İ	PHY_CONTROL	İ	Θ	i i	0	İ		2	0.00	
İ	PHASER_REF	İ	Θ	i ı	0	İ		2	0.00	
1	OUT_FIFO		0		0	1		8	0.00	
	IN_FIFO		0		0	[8	0.00	
1	IDELAYCTRL	- 1	0	1	0	1		2	0.00	

IBUFDS	1	0	0		54	0.00	
PHASER_OUT/PHASER_OUT_PHY	Υ	0	0		8	0.00	
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00	
IDELAYE2/IDELAYE2_FINEDE	LAY	0	0	100	0.00		
ILOGIC		0	0		54	0.00	
OLOGIC	1	0	0		54	0.00	

+----+

5. Clocking

+	++		+	-+	+
Site Type	Used	Fixe	d Available	Ut-	il%
BUFGCTRL	 1		0	32	3.13
BUFIO	0		0	8	0.00
MMCME2_ADV	0		0	2	0.00
PLLE2_ADV	. 0	ĺ	0	2	0.00
BUFMRCE	0	ĺ	0	4	0.00
BUFHCE	0	ĺ	0	48	0.00
BUFR	. 0	İ	0	8	0.00
+	++		· +	-+	+

6. Specific Feature

Site Type		+ Fixed +	Available Util%
BSCANE2	Θ	. 0	4 0.00
CAPTUREE2	0	0	1 0.00
DNA_PORT	Θ	0	1 0.00
EFUSE_USR	0	0	1 0.00
FRAME_ECCE2	0	0	1 0.00
ICAPE2	0	0	2 0.00
STARTUPE2	0	0	1 0.00
XADC	0	0	1 0.00
+	++	+	+

7. Primitives

+-		+	-+
•		Used Functional Category	•
İ	LUT4	2033	LUT
Ι	FDRE	1042 Flop & Latch	1
	IBUF	1027	IO
	OBUF	1025	IO
	LUT5	1011	LUT
	CARRY4	254 CarryLogic	
	LUT6	129	LUT
	LUT3	18	LUT

LUT1 LUT2 BUFG	1	L1 4 1	LUT LUT Clock
•	-+	+	 •
0 57 1 5			

8. Black Boxes

+----+ | Ref Name | Used | +-----

9. Instantiated Netlists

+----+ | Ref Name | Used | +-----

Timing estimation report (128 element sequence)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.644 ns	Worst Hold Slack (WHS):	0.134 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	1050	Total Number of Endpoints:	1050	Total Number of Endpoints:	526

Power estimation report (128 element sequence)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.384 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 29.4°C

Thermal Margin: 70.6°C (5.9 W)


Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W


Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Problem 2: Dense matrix-matrix multiplication



Given two matrices A (size $m \times n$) and B (size $n \times p$), the product matrix C (size $m \times p$) is denoted as C = AB such that each element of C is computed as:

$$c_{i,j} = \sum_{k=1}^{n} a_{i,k} b_{k,j} \ \forall \ i \in \{1, 2, ..., m\}, j \in \{1, 2, ..., p\}$$

For our problem, we will have both A and B matrices be of size $n \times n$ such that $n = 2^r$

We will use a multiply-adder tree where with 0 thro r levels where $n = 2^r$ which will accept two vectors of n elements each to produce one Multiply-Accumulate (MAC) result. To obtain a complete $n \times n$ C matrix, we will need n^2 MAC results. Each level or stage of the tree will be pipelined to maximize the throughput and parallelism of the design. So, once the pipeline is filled up, we will produce one result for every clock cycle.

Design Problems

Let us consider a Multiply and Adder Tree (MulandAddTree) with n element multiplication.

- This design needs n Multiply units in total, all in stage 0.
- Stages 1 r of the tree have $2^{(\log_2 n)-r} = n 2^r$ adders in each stage where $r = \log_2 n$.
- So, in total we would need n-1 Adder units in the entire tree.
- If we have k-bit inputs, we would need a 2k-bit output at the output of the multiply units. The adder units, therefore, must also be 2k bits wide. So, the final result of the Multiply and Adder Tree will be 2k bits wide.
- The first result appears at the output after 'r' clock cycles (where $r = log_2 n$ or height of the tree).
- After the first result appears, we will see consecutive results appear in every following clock cycle as the tree is pipelined. So, we will need r + (n-1) clock cycles to compute the entire matrix multiplication.

Design files

The complete set of design files are available in the GitHub repo.

 MulandAddTree.v: This top-level module contains the complete RTL design of Multiply and Adder Tree

```
module MulandAddTree #(
      parameter BIT_WIDTH = 8,
      parameter STAGE_WIDTH = 4
)
      input
                                               clk,
      input
                                               reset,
      input
              [(STAGE_WIDTH*BIT_WIDTH)-1: 0] a,
      input
              [(STAGE_WIDTH*BIT_WIDTH)-1:0]b,
                          (2*BIT_WIDTH) -1 : 0] c
      output [
      output
                                               valid
);
```

- The parameter BIT_WIDTH sets the bit-width of each input. The output is twice that width.
- The parameter SEQ_WIDTH is equal to n where each matrix A, B, C are of size $n \times n$. NOTE: Remember that this number must always be a power of 2.
- When the reset is cleared, the processing begins at the positive edge of the following clock cycle.
- So long as reset is cleared, every input at the positive edge of the clock is considered for processing.
- When the result is ready, the valid output line goes ACTIVE HIGH.
- multiply.v : This contains the RTL design of Multiply unit

```
module Multiply #(
    parameter BIT_WIDTH = 8
)
(
    input clk,
```

- The parameter BIT_WIDTH sets the bit-width of each element. It is set to 8 bits for this report.
- When the reset is cleared, the product is computed at the positive edge of the following clock cycle.
- So long as reset is cleared, every input at the positive edge of the clock is considered for processing.
- When the result is ready, the valid output line goes ACTIVE HIGH.
- adder.v: This contains the RTL design of Adder unit

```
module Adder #(
      parameter BIT_WIDTH = 8
)
(
      input
                                  clk,
      input
                                  reset,
       input
               [BIT_WIDTH-1 : 0]
                                   а,
      input
               [BIT_WIDTH-1 : 0]
      output [BIT_WIDTH-1: 0]
                                   sum,
      output
                                  valid
);
```

- The parameter BIT_WIDTH sets the bit-width of the adder unit.
- When the reset is cleared, the product is computed at the positive edge of the following clock cycle.
- So long as reset is cleared, every input at the positive edge of the clock is considered for processing.
- When the result is ready, the valid output line goes ACTIVE HIGH.
- MulandAddTree tb.v: Testbench used to simulate, probe and validate the design.

- The parameter BIT_WIDTH sets the bit-width of each element. It is set to 8 bits for this report.
- The parameter SEQ_WIDTH is equal to n where each matrix A, B, C are of size $n \times n$. NOTE: Remember that this number must always be a power of 2.
- The testbench randomly generates A and B matrices of size 'SEQ_WIDTH x 'SEQ_WIDTH' filled with unsigned integer elements.
- It then feeds the the appropriate rows and columns of A and B respectively to obtain each of the n^2 elements of the resulting matrix C.

Simulation waveforms (4x4 matrices)

Randomly generated inputs:

```
A = [[3, 2, 0, 2]; [0, 7, 7, 6]; [8, 3, 9, 8]; [9, 7, 5, 0]]

B = [[0, 8, 5, 9]; [6, 7, 4, 0]; [7, 1, 9, 5]; [0, 5, 5, 8]]
```

Expected Result:

```
B = [[12, 48, 33, 43]; [91, 86, 121, 83]; [81, 134, 173, 181]; [77, 126, 118, 106]]
```

For the purpose of simulation, buses **AA**, **BB** and **CC** on the testbench represent the full matrices A, B and C respectively.

The buses **a** and **b** are the respective 8-bit input vectors (row and column) to the mult-add tree.

The bus **c** is the single 16-bit output of the mult-add tree.

The testbench feeds rows and columns from **AA** and **BB** into **a** and **b** respectively. Likewise, it also records output from **c** into **CC**.

The simulation uses a 10 ns clock (clk).

In the simulation waveform, you will see that at the 15 ns mark, the reset line is cleared. So, at the following positive edge of the clock (at the 20 ns mark), the mult-add tree starts to compute the first output of matrix CC ($C_{0.0}$).

After two clock cycles (at the 40 ns mark), the valid line goes HIGH to show that the result of the first computation. This is visible in bus **c** as the unsigned integer 12 which matches the expected result.

From now on, at every following positive edge of the clock, we will see valid results feed out of the mult-add tree and into the bus **c**.

Valid outputs are marked on the simulation waveform as points 40 ns, 50 ns, and so on upto 190 ns, producing results which match the expected results:

```
12, 48, 33, 43, 91, 86, 121, 83, 81, 134, 173, 181, 77, 126, 118, 106
```

The testbench uses these results from **c** to populate bus **CC** which represents the output matrix which becomes valid at the 200 ns mark.

The simulation automatically ends at the 230 ns mark.

(The enlarged waveform is on the next page)

× o	<							^
× ¢	220.000 ns	4	Ш	ľ	П		(112,48,39,43), '(9), '86,121,60	
Į.	230	\vdash	H	H	$\ \cdot\ $		98 (91.96)	
		1	Ш	ı		0	1.1	
	200.000 ns		Ш	ı	$\ \ $		7,48,33	
	100	L	Ш	\parallel	e,	X.		
	30.000	4	Ш	ı	9,0,5,8	106	85° 271	
		t	H	╫	Ш	X	B .	
	180,000 ns		Ш	9,7,5,0	Ш	126 118	7.112	
	170.000 ms	Ļ	П		Ш	126	085,51	
			₩	╫	H	8	l. Os	
	160,000 ns	ı	Ш	ı	3.5	77	K 211)	
	20.000 ns		Ш	T	5,4	18	08-7	
					7,1,5	<u>-</u>	5.	
	140,000 ms				5,4,9,5 \ 9,0,5,8 \ 0,6,7,0 \ 8,71,5 \ 5,4,9,5 \ 9,0,5,8 \ 0,6,7,0 \ 8,71,5 \ 5,4,9,5	121 83 81 134 173 181	112,480 (112	
			H	\dagger	0,6,7	X	B	
	130.000 m		7,5,0}		8,8	É	7.112	
	120,000 ns		(6). (8		0.6	81	085,51	
	Marie State of State		(8,8,9,		5,4,9,5	8	l. One	
	110,000 m		7,6},	8,3,9,8	7.5	83	** Z11.	
	100.000 ns		. (0,7.		(°,7)	21		
			(3,2,0,2), (0,7,7,6), (8,5,9,8), (9,7,5,0)		6,7,0	_		
	00000	ı	(3)		10	98	8,731)	
	su o		Ħ	╫	3,0,5	16	8	
	80.000 ms		Ш	╬	4,9,5		21.	
	0.000 nz	ı	Ш	0,7,7,6		43	480	
			H	0	8,7,1,	\$	E	
	20.000 ns				7.0 X	88	(zn.)	
	0.000 ns			×	0,6,7,0 × 8,7,1,5 × 8,4,9,5 × 9,0,5,8 × 0,6,7,0 × 8,7,1,5	12 \ 48 \ 33	086,511° 07X,511°	
	W) .				8,2,0,8	X		
	40.000 ns				X 3:6	12	K.35.3	
I				3,2,0,2	5,4		187.787.70 - (87.787.70 - (87.787.70) - (87.787.70	
-	,]			3,2	7,1,5	۰	5X,X,X	
<u>.*</u>	20.000 ns				. X 8.		0. 1 K2	
+1	15.000			t	0,6,7		, K. X. X. X. X. X. X. X. X. X. X. X. X. X.	
ţ1				×	×	×	* RYY	
	0.000 ns			x,x,x,x	x'x'x'x		X X X X	
<u>×</u>			<u>୍</u> (ବ	<u> </u>	ال س	Ų	500	~
×	Value	-	(3,2,0,2),	9,7,5,0	9,0,5,8	0 0	(12,48,35	~
o			10:416:	[0.1][O.	1		collection	
⊕ 	ame V olk	₩ reset	W AA(0:3][0:3][7:0]	▼ A[0:3][7:0]	[0:2][C:0]B	👣 c[15:0]] valid	Micoloo	
Untitled 1*	Name	11	* *	. ^	* ^	9 (9)	^	

Elaborated Design (4x4 matrices - full mult-add tree)

(Inserted in the next page)

Elaborated Design (4x4 matrices - multiply unit only)

(Inserted in the next page)

Elaborated Design (4x4 matrices - adder unit only)

(Inserted in the next page)

Synthesized Schematic (4x4 matrices)

(Inserted in the next page - for brevity, only one multiplier module and one adder module expanded)

Synthesis Reports (4x4 matrices)

Resource utilization report (4x4 matrices)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

Date : Sat Mar 7 21:22:59 2020

| Host : urumi running 64-bit major release (build 9200)

| Command : report_utilization -file MulandAddTree_utilization_synth.rpt -pb

 ${\tt MulandAddTree_utilization_synth.pb}$

| Design : MulandAddTree | Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

1. Slice Logic

- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A	Availab	le Util%	I
Slice LUTs*	334	0	14400	2.32
LUT as Logic	334	0	14400	2.32
LUT as Memory	0	0	6000	0.00
Slice Registers	115	0	28800	0.40
Register as Flip Flop	115	0	28800	0.40
Register as Latch	0	0	28800	0.00
F7 Muxes	0	0	8800	0.00
F8 Muxes	0	0	4400	0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
+ 0	 _	 -	-
0	_	-	Set
0	_	-	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
115	Yes	Rese	t

+----+

2. Memory

+	+-		+			+			+		+
Site Type		U	sed	1	Fi	xed	A	va-	ilable	Uti	l%
+	+-		+			+			+		+
Block RAM Tile		0		0)				50	0.00	1
RAMB36/FIF0*		0		0)				50	0.00	
RAMB18		0		0)		100		0.00		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	-+ 	Util	%	
DSPs	1	0	0	66	0.00	

4. IO and GT Specific

Site Type	Us	ed Fix	ed Available Util
Bonded IOB	83	Θ	54 153.70
Bonded IPADs	0	0	2 0.00
Bonded IOPADs	0	Θ	130 0.00
PHY_CONTROL	0	Θ	2 0.00
PHASER_REF	0	Θ	2 0.00
OUT_FIFO	0	Θ	8 0.00
IN_FIFO	0	Θ	8 0.00
IDELAYCTRL	0 1	0	2 0.00

IBUFDS		0	L	0	L		54	0.00
PHASER_OUT/PHASER_OUT	_PHY	0	L	0	L		8	0.00
PHASER_IN/PHASER_IN_P	HY	0	L	0	L		8	0.00
IDELAYE2/IDELAYE2_FIN	EDELAY	0	L	0	L	100	0.00	1
ILOGIC	1	0	L	0	L		54	0.00
OLOGIC	1	0	L	0	L		54	0.00

5. Clocking

+	+	-+	+	-++
Site Type	Used	Fixe	ed Available	Util%
+	+	-+	+	-++
BUFGCTRL		1	0	32 3.13
BUFIO		0	0	8 0.00
MMCME2_ADV		0	0	2 0.00
PLLE2_ADV		0	0	2 0.00
BUFMRCE		0	0	4 0.00
BUFHCE		0	0	48 0.00
BUFR		0	0	8 0.00
+	+	-+	+	-++

6. Specific Feature

+		-+-	+			- +		+.			-
İ	Site Type	1	Used	F	ixed		Available		Uti	l%	
T 1	BSCANE2	- + ·	+ 0			- -	4	Τ.		.00	- I
!		١.	_	1	-	1					!
	CAPTUREE2	-	0		0		1		6	00.0	
	DNA_PORT		0		Θ		1		0	00.0	
	EFUSE_USR		Θ		0		1		0	0.00	
	FRAME_ECCE2		0		0		1		0	0.00	
	ICAPE2		Θ		0		2		0	0.00	
	STARTUPE2		Θ		0		1		0	0.00	
-	XADC		0		0	l	1		0	0.00	-
+		-+-	+			-+		.			_

7. Primitives

+		-+	+-		+
		•	•	Functional Categ	
+		-+			+
-	LUT2		152		LUT
-	LUT6		148		LUT
	FDRE		115	Flop & La	tch
	LUT4		84		LUT
	IBUF		66		IO
	CARRY4		52	CarryLogi	c
	OBUF		17		IO
	LUT5		12		LUT

LUT3		12	LUT
LUT1		2	LUT
BUFG		1	Clock
+	-+	+	+

8. Black Boxes

+----+ | Ref Name | Used | +-----

9. Instantiated Netlists

+----+ | Ref Name | Used | +-----

Timing estimation report (4x4 matrices)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.898 ns	Worst Hold Slack (WHS):	0.170 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	98	Total Number of Endpoints:	98	Total Number of Endpoints:	116

Power estimation report (4x4 matrices)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.113 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.3°C

Thermal Margin: 73.7°C (6.2 W)


Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Parallel Multiply-Add Trees (4x4 matrices)


We can implement approximately 43 multiply-add trees in parallel.

The code for this can be found in ParaMultandAddTree.sv in the GitHub repo.

Here is the resource utilization report summary for this:

Summary

Resource	Utilization	Available	Utilization %
LUT	14364	14400	99.75
FF	4945	28800	17.17
10	3485	54	6453.70



Synthesized Schematic (8x8 matrices)

(Inserted in the next page - for brevity, only one multiplier module and one adder module expanded)

Synthesis Reports (8x8 matrices)

Resource utilization report (8x8 matrices)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

Date : Sat Mar 7 22:11:02 2020

| Host : urumi running 64-bit major release (build 9200)

| Command : report_utilization -file MulandAddTree_utilization_synth.rpt -pb

MulandAddTree_utilization_synth.pb

| Design : MulandAddTree | Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

1. Slice Logic

- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed	Availab [.]	le Util%
Slice LUTs*	683	0	14400 4.74
LUT as Logic	683	0	14400 4.74
LUT as Memory	0	0	6000 0.00
Slice Registers	244	0	28800 0.85
Register as Flip Flop	244	0	28800 0.85
Register as Latch	0	0	28800 0.00
F7 Muxes	0	0	8800 0.00
F8 Muxes	j 0 j	0	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

+	+	+ -	++
Total	Clock Enable	Synchronous	Asynchronous
0	_	-	-
0	_	-	Set
0	_	-	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
244	Yes	Rese	t -

+----+

2. Memory

+	+-		+			+			+		+
Site Type		U	sed	1	Fi	xed	A	va-	ilable	Uti	l%
+	+-		+			+			+		+
Block RAM Tile		0		0)				50	0.00	1
RAMB36/FIF0*		0		0)				50	0.00	
RAMB18		0		0)		100		0.00		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	-+ Available -+	Util%	
DSPs		0	0	66 0.00	I

4. IO and GT Specific

+	+		
Site Type	Us	ed Fixed	Available Util%
Bonded IOB	147	0	54 272.22
Bonded IPADs	0	0	2 0.00
Bonded IOPADs	0	0 1	.30 0.00
PHY_CONTROL	0	0	2 0.00
PHASER_REF	0	0	2 0.00
OUT_FIFO	0	0	8 0.00
IN_FIFO	0	0	8 0.00
IDELAYCTRL	0	0	2 0.00

IBUFDS		0	-	0			54	0.00
PHASER_OUT/PHASER_OUT_PH	Υ	0		0			8	0.00
PHASER_IN/PHASER_IN_PHY		0	-	0			8	0.00
IDELAYE2/IDELAYE2_FINEDE	LAY	0	-	0		100	0.00)
ILOGIC		0	-	0			54	0.00
OLOGIC		0	-	0			54	0.00

5. Clocking

+	++		+	-+	+
Site Type	Used	Fixe	ed Available	Ut	il%
BUFGCTRL	++ 1	. .	·+ 0	-+ 32	+ 3.13
BUFIO	6)	0	8	0.00
MMCME2_ADV	6)	0	2	0.00
PLLE2_ADV	6)	0	2	0.00
BUFMRCE	6)	0	4	0.00
BUFHCE	6)	0	48	0.00
BUFR	0)	0	8	0.00
+	++		+	-+	+

6. Specific Feature

Site Type		+ Fixed +	Available Util%
BSCANE2	. 0	. 0	4 0.00
CAPTUREE2	0	0	1 0.00
DNA_PORT	Θ	0	1 0.00
EFUSE_USR	0	0	1 0.00
FRAME_ECCE2	0	0	1 0.00
ICAPE2	0	0	2 0.00
STARTUPE2	0	0	1 0.00
XADC	0	0	1 0.00
+	++	+	+

7. Primitives

+-		+-	+-			-+
		•	•		onal Category	•
I	LUT2	1	320			LUT
Ι	LUT6		296			LUT
Ι	FDRE		244		Flop & Latch	
Ι	LUT4		168			LUT
1	IBUF		130	1		IO
	CARRY4		108		CarryLogic	
	LUT5		24	1		LUT
	LUT3		24			LUT

OBUF	IO LUT Clock -+
8. Black Boxes	
++ Ref Name Used ++	
9. Instantiated Netlists	

+----+ | Ref Name | Used | +-----

Timing estimation report (8x8 matrices)

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.881 ns	Worst Hold Slack (WHS):	0.170 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	227	Total Number of Endpoints:	227	Total Number of Endpoints:	245

Power estimation report (8x8 matrices)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.119 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.4°C

Effective 9JA: 11.5°C/W

73.6°C (6.2 W)


Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

Thermal Margin:



Synthesized Schematic (16x16 matrices)

1	(Inserted in the next page -	for brevity onl	v one multi	inlier module an	nd one adder	module expande	d١
١	(mocrica in the next page -	TO DICVILY, OTH	y One man	plici illodule al	id offic added	module expande	u,

Synthesis Reports (16x16 matrices)

Resource utilization report (16x16 matrices)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

| Date : Sat Mar 7 22:22:01 2020

| Host : urumi running 64-bit major release (build 9200)

| Command : report_utilization -file MulandAddTree_utilization_synth.rpt -pb

 ${\tt MulandAddTree_utilization_synth.pb}$

| Design : MulandAddTree | Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

1. Slice Logic

- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	Fixed A	Availab [.]	le Util%
Slice LUTs*	1380	0	14400 9.58
LUT as Logic	1380	0	14400 9.58
LUT as Memory	0	0	6000 0.00
Slice Registers	501	0	28800 1.74
Register as Flip Flop	501	0	28800 1.74
Register as Latch	0	0	28800 0.00
F7 Muxes	0	0	8800 0.00
F8 Muxes	0	0	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
+ 0	 _		-
0	_	-	Set
0	_	-	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
501	Yes	Rese	t

+----+

2. Memory

Site Type		(Jsed	Fixed	Ava	ilable U	til%
Block RAM Tile RAMB36/FIFO* RAMB18		0 0		0 0		50 0.0 50 0.0 0.00	0

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	-+ Available -+	Util%	
DSPs		0	0	66 0.00	I

4. IO and GT Specific

+	+	++-	
Site Type	Us	sed Fixed	Available Util%
Bonded IOB	275	0	54 509.26
Bonded IPADs	0	Θ	2 0.00
Bonded IOPADs	0	0 1	130 0.00
PHY_CONTROL	0	Θ	2 0.00
PHASER_REF	0	Θ	2 0.00
OUT_FIFO	0	Θ	8 0.00
IN_FIFO	0	Θ	8 0.00
IDELAYCTRL	0	Θ	2 0.00

IBUFDS		0	0		54	0.00
PHASER_OUT/PHASER_OUT_PH	Υ	0	0		8	0.00
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00
IDELAYE2/IDELAYE2_FINEDE	LAY	0	0	100	0.00	1
ILOGIC		0	0		54	0.00
OLOGIC		0	0		54	0.00

5. Clocking

+	++		+	-+	+
Site Type	Used	Fixe	d Available	Ut-	il%
BUFGCTRL	 1	 -	0	32	3.13
BUFIO	6)	0	8	0.00
MMCME2_ADV	6)	0	2	0.00
PLLE2_ADV)	0	2	0.00
BUFMRCE	6)	0	4	0.00
BUFHCE	0)	0	48	0.00
BUFR)	0	8	0.00
+	++		+	-+	+

6. Specific Feature

+		-+-	+			- +		+.			-
İ	Site Type	1	Used	F	ixed		Available		Uti	l%	
T 1	BSCANE2	- + ·	+ 0			- -	4	Τ.		.00	- I
!		١.	_	1	-	1					!
	CAPTUREE2	-	0		0		1		6	00.0	
	DNA_PORT		0		Θ		1		0	00.0	
	EFUSE_USR		Θ		0		1		0	0.00	
	FRAME_ECCE2		0		0		1		0	0.00	
	ICAPE2		Θ		0		2		0	0.00	
	STARTUPE2		Θ		0		1		0	0.00	
-	XADC		0		0	l	1		0	0.00	-
+		-+-	+			-+		.			_

7. Primitives

+-		+	-+
		Used Functional Category	•
ŀ	LUT2	656	LUT
	LUT6	592	LUT
	FDRE	501 Flop & Latch	
	LUT4	336	LUT
	IBUF	258	IO
	CARRY4	220 CarryLogic	
	LUT5	48	LUT
	LUT3	48	LUT

OBUF	IO LUT Clock -+
8. Black Boxes	
++ Ref Name Used ++	
9. Instantiated Netlists	

+----+ | Ref Name | Used | +-----

Timing estimation report (16x16 matrices)

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.864 ns	Worst Hold Slack (WHS):	0.170 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	484	Total Number of Endpoints:	484	Total Number of Endpoints:	502

Power estimation report (16x16 matrices)

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:

Design Power Budget:

Not Specified

Not Specified

N/A

Junction Temperature:

Thermal Margin:

Fifective JA:

0.129 W

Not Specified

N/A

26.5°C


73.5°C

11.5°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Synthesized Schematic (32x32 matrices)

(Inserted in the next page - for brevity, only one multiplier module and one adder module expanded)

Synthesis Reports (32x32 matrices)

Resource utilization report (32x32 matrices)

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019

Date : Sat Mar 7 22:29:17 2020

| Host : urumi running 64-bit major release (build 9200)

| Command : report_utilization -file MulandAddTree_utilization_synth.rpt -pb

 ${\tt MulandAddTree_utilization_synth.pb}$

| Design : MulandAddTree | Device : 7z007sclg225-2 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

Site Type Used	d Fixed /	Availab [.]	le Util%
Slice LUTs*	2773	0	14400 19.26
LUT as Logic	2773	0	14400 19.26
LUT as Memory	0	0	6000 0.00
Slice Registers	1014	0	28800 3.52
Register as Flip Flop	1014	0	28800 3.52
Register as Latch	0	Θ	28800 0.00
F7 Muxes	0	Θ	8800 0.00
F8 Muxes	0	0	4400 0.00

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

++	+	+	+	
Total	Clock Enable	Synchronous	Asynchronous	
++	+	+	+	
0	_ 1	-	-	
0	_ 1	-	Set	
0	_	-	Reset	
0	_	Set	-	
0	_ 1	Reset	-	
0	Yes	-	-	
0	Yes	-	Set	
0	Yes	-	Reset	
0	Yes	Set	-	
1014	Yes	Reset	t -	.
4	1			

2. Memory

Site Type		L	Ised	Fixed	Ava	ilable l	Jtil%
Block RAM Tile RAMB36/FIFO* RAMB18		0 0	 	0 0		50 0.0 50 0.0 0.00	90

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	-+ Available -+	Util%	ó	
DSPs		0	0 -+	66	0.00	

4. IO and GT Specific

+	+	-+	
Site Type	U	sed Fixed	Available Util%
Bonded IOB	531	0	54 983.33
Bonded IPADs	0	0	2 0.00
Bonded IOPADs	0	0 1	30 0.00
PHY_CONTROL	0	0	2 0.00
PHASER_REF	0	Θ	2 0.00
OUT_FIFO	0	0	8 0.00
IN_FIFO	0	0	8 0.00
IDELAYCTRL	0	0	2 0.00

IBUFDS		0	0		54	0.00
PHASER_OUT/PHASER_OUT_PH	Υ	0	0		8	0.00
PHASER_IN/PHASER_IN_PHY		0	0		8	0.00
IDELAYE2/IDELAYE2_FINEDE	LAY	0	0	100	0.00	1
ILOGIC		0	0		54	0.00
OLOGIC		0	0		54	0.00

5. Clocking

+	++		+	-+	+
Site Type	Used	Fixe	d Available	Ut-	il%
BUFGCTRL	 1	 -	0	32	3.13
BUFIO	6)	0	8	0.00
MMCME2_ADV	6)	0	2	0.00
PLLE2_ADV)	0	2	0.00
BUFMRCE	6)	0	4	0.00
BUFHCE	0)	0	48	0.00
BUFR)	0	8	0.00
+	++		+	-+	+

6. Specific Feature

+		-+-	+			- +		+.			-
İ	Site Type	1	Used	F	ixed		Available		Uti	l%	
T 1	BSCANE2	- + ·	+ 0			- -	4	Τ.		.00	- I
!		١.	_	1	-	1					!
	CAPTUREE2	-	0		0		1		6	00.0	
	DNA_PORT		0		Θ		1		0	00.0	
	EFUSE_USR		Θ		0		1		0	0.00	
	FRAME_ECCE2		0		0		1		0	0.00	
	ICAPE2		Θ		0		2		0	0.00	
	STARTUPE2		Θ		0		1		0	0.00	
-	XADC		0		0	l	1		0	0.00	1
+		-+-	+			-+		.			_

7. Primitives

4.		++		-+
	Ref Name	Used	Functional Category	İ
I	LUT2	1328		LUT
İ	LUT6	1184		LUT
	FDRE	1014	Flop & Latch	
	LUT4	672		LUT
	IBUF	514		IO
	CARRY4	444	CarryLogic	
	LUT5	96		LUT
	LUT3	96		LUT

OBUF	IO LUT Clock -+
8. Black Boxes	
++ Ref Name Used ++	
9. Instantiated Netlists	

+----+ | Ref Name | Used | +-----

Timing estimation report (32x32 matrices)

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.847 ns	Worst Hold Slack (WHS):	0.170 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	997	Total Number of Endpoints:	997	Total Number of Endpoints:	1015

Power estimation report (32x32 matrices)

Summary


Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation. Total On-Chip Power: 0.155 W

Design Power Budget: **Not Specified** Power Budget Margin: N/A **Junction Temperature:** 26.8°C Thermal Margin: 73.2°C (6.1 W) Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



APPENDIX 1: Sort - synthesized schematic (64 elements)

(The following 11 pages are the schematic)

APPENDIX 2: Sort - synthesized schematic (128 elements)

(The following 21 pages are the schematic)