SILM Workshop 2023

Work in Progress: Thwarting Timing Attacks in Microcontrollers using Fine-grained Hardware Protections

Jean-Loup Hatchikian-Houdot, Nicolas Gaudin, Frédéric Besson, Pascal Cotret, Guy Gogniat, Guillaume Hiet, Vianney Lapôtre, Pierre Wilke

June 30, 2023







Sources of leakages

Branching if (condition(secret))

Sources of leakages

Branching
if (condition(secret))

Operation with variable execution time dividend/secret;

Sources of leakages

```
Branching
if (condition(secret))
```

Operation with variable execution time dividend/secret;

Index for memory access
array[secret];

Sources of leakages

Branching
if (condition(secret))



Operation with variable execution time dividend/secret;



Index for Memory access
array[secret];

Context

000

Reminder on cache

Parsing of memory address:

Tag Set Offset 00000011 00001011 0010

Reminder on cache

Parsing of memory address:

$addr3B \rightarrow val3B$

Set	Tag	Content
Α		
В	3	val3B
С		

Context 000

Reminder on cache

Parsing of memory address:

Offset Tag Set 00000011 00001011 0010 In this Digit Irrelevant presentation: Letter addr 3 В


 $addr3B \rightarrow val3B$

Set	Tag	Content
Α		
В	3	val3B
С		

The cache is shared with the attacker process!

Existing solutions (few examples)

- Software: Constant time programming
- Hardware: Static partitioning
- Hardware/Software cooperation



Software solution example: Constant time programming

Generic solution:

- Access all array indexes, keep the good one with CMOVE
- → Very inefficient

Software solution example: Constant time programming

Generic solution:

- Access all array indexes, keep the good one with CMOVE
- → Very inefficient

Specific solution (e.g. Bitslicing for Rijndael Sbox of AES)

- Re-computes the value instead of reading it from memory
- → Requires to have a computable array
- → Not always efficient either (114 XOR/AND to replace 8 memory accesses).

Hardware solution example: Cache partitioning

Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. Domnitser, Jaleel, Abu-Ghazaleh. Loew and Ponomarev (ACM Trans. Archit. Code Optim)

Hardware solution example: Cache partitioning

Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. *Domnitser, Jaleel, Abu-Ghazaleh, Loew and Ponomarev* (ACM Trans. Archit. Code Optim)

Tag Set Content Δ $\overline{\mathsf{R}}$ D

Example on 8-way cache with 4 sets

Allocation:

Process₁

Process₂

Shared

Hardware solution example: Cache partitioning

Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. *Domnitser, Jaleel, Abu-Ghazaleh, Loew and Ponomarev* (ACM Trans. Archit. Code Optim)

- Requires a lot of ways in the cache
- Reduce cache availability for each process (increases cache miss rate, slows down execution)

Example on 8-way cache with 4 sets

Allocation:

Process₁

Process₂

Shared

Set	Tag	Content
Α	•••	•••
, ,		
	•••	•••
	•••	•••
	•••	•••
	•••	••••
В	•••	•••
_		
	•••	•••
	•••	•••
	•••	•••
С	•••	•••
_		•••
	•••	•••
	•••	
	•••	•••
	•••	•••
D	•••	
ט	•••	•••
1	•••	***
1		
	•••	•••
1		:::
	•••	•••

Hardware/Software cooperation with Partition-Locked Cache

```
New Cache Designs for
Thwarting Software
Cache-Based Side Channel
Attacks, Wang & Lee (ISCA '07).
Process P_1:
Lock Cache(addr1A)
Lock Cache(addr1B)
res \leftarrow Load(addr1A)
Unlock Cache(addr1A)
```

Unlock Cache(addr1B)

Hardware/Software cooperation with Partition-Locked Cache

New Cache Designs for **Thwarting Software** Cache-Based Side Channel Attacks, Wang & Lee (ISCA '07).

Process P_1 :

Lock Cache(addr1A)

Lock Cache(addr1B)

 $res \leftarrow Load(addr1A)$

Unlock Cache(addr1A) Unlock Cache(addr1B)

Table: PLcache

Tubic: T Leading					
Set	Tag	Lock	Content		
Α	1	True	val1A		
В	1	True	val1B		
С					

Hardware/Software cooperation with Partition-Locked Cache

New Cache Designs for **Thwarting Software** Cache-Based Side Channel Attacks, Wang & Lee (ISCA '07).

Process P_1 :

Lock Cache(addr1A)

Lock Cache(addr1B)

 $res \leftarrow Load(addr1A)$

Unlock Cache(addr1A) Unlock Cache(addr1B)


Table: PLcache

Set	Tag	Lock	Content
Α	1	True	val1A
В	1	True	val1B
С			

- Locked data stav in cache
- Constant time access (cache hit)
- Don't alter cache line (no eviction)

Contributions

- Attacks on PLcache
- RISC-V extension for efficient constant time security
- Hardware implementation with low overhead
- Hardware simulator to evaluate security



Attacks on PI cache

We found two attacks on PI cache



Lock can be removed by accident (or because of an attacker)

Attacks on PI cache

We found two attacks on PI cache



Lock can be removed by accident (or because of an attacker)



Replacement policy¹ still updated on locked lines

¹Least Recently Used (LRU) for examples

Victim: Attacker:

Lock Cache(addr1A)

Load(addr2A)

Lock Cache(addr1B)

Load(addr2B)

3	Set	Tag	LRU	Lock	Content
	Α	1	Next	Vict.	val1A
L		2	Last	none	val2A
	В	1	Next	Vict.	val1B
		2	Last	none	val2B

Our contributions

0000000000

Set

Tag

Victim: Attacker:

Lock_Cache(addr1A)

Load(addr2A)

Lock_Cache(addr1B)

Load(addr2B)

Set	Tag	LRU	Lock	Content
Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Next	Vict.	val1B
	2	Last	none	val2B

Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Last	Vict.	val1B
	2	Next	none	val2B

LRU

Lock Content

 $res \leftarrow Load(addr1B)$

Set	Tag	LRU	Lock	Content
Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Last	Vict.	val1B
	2	Next	none	val2B

Set	Tag	LRU	Lock	Content
Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Last	Vict.	val1B
	2	Next	none	val2B

Attacker: Effect:

Load(addr3A) Bypass cache

Load(addr3B) Evict addr2B

Set	Tag	LRU	Lock	Content
Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Last	Vict.	val1B
	2	Next	none	val2B

В	1	Last	VICT.	VallB
	2	Next	none	val2B
Set	Tag	LRU	Lock	Content
Α	1	Last	Vict.	val1A
	2	Next	none	val2A

none

Last

val3B

3

Attacker:	Effect:

Load(addr3A) Bypass cache

Load(addr3B) Evict addr2B

Set	Tag	LRU	Lock	Content
Α	1	Next	Vict.	val1A
	2	Last	none	val2A
В	1	Last	Vict.	val1B
	2	Next	none	val2B

Attacker:	Effect:		
Load(addr 3A)	Bypass cache		

Load(addr3B) Evict	addr 2B
--------------------	----------------

Set	Tag	LRU	Lock	Content
Α	1	Last	Vict.	val1A
	2	Next	none	val2A
В	1	Next	Vict.	val1B
	3	Last	none	val3B

Load(addr2A) Cache hit

Load(addr2B) Cache miss

RISC-V extension specifications

Security concerns


- No accidental unlock (Locks are removed only with Unlock instructions)
- Usage meta-data (LRU) is not updated by accesses on locked lines.

Performance


• At least one free way: Lock fail when only one unlocked way left in the cache set

Our contributions

00000000000




Memory Access Handling



Access on locked ways never alter usage meta-data

 \leftarrow Prevents previous attack

Memory Access Handling



- Access on locked ways never alter usage meta-data
- Locked ways are never selected for eviction

 \leftarrow Prevents previous attack

Hardware implementation with low overhead

Core: CV32E40P (RISC-V based)

8 KiB, 4-way set-associative, L1 data cache. Cache:


Table: Post-synthesis area results²

		BRAM	LUTs (%)	FFs (%)
New results ³	Lock overhead	0	4.70	0.67

²Synthesis for Kyntex-7 chip using Vivado 2022 tool

³Published results are outdated

Simulator to evaluate security



Timing leakage of an execution

Classic leakage trace

int a = b + c; [\bullet] int a = array[index]; index "Nothing leaks (except program counter)"
"Index of memory access leaks"

"Index of memory access leaks"

Timing leakage of an execution

Classic leakage trace

```
int a = b + c;
int a = array[index];
```

"Nothing leaks (except program counter)"

We introduce two derived leakages

Abstract leakage

(what could be seen)

cache set(index) cache set(index)

Concrete leakage

(what is currently seen)


[ullet]cache miss cache hit cache hit

lock(array[index]): int a = array[index];


int a = array[index];

int a = b + c:


Abstract leakage of unprotected Camellia




Abstract leakage of unprotected Camellia



Abstract leakage of protected Camellia



Abstract leakage of protected Camellia



Perspectives

Indistinguishability of abstract leakages is preserved on concrete leakages

```
\forall exec_1, exec_2,
abstract\ leakage(exec_1) = abstract\ leakage(exec_2)
(Abstract leakages are the same in both execution)
    ∀context (Potential attacker running on the same hardware)
    concrete leakage(exec_1, context) = concrete leakage(exec_2, context)
    (Concrete leakages are also the same,
    even if an attacker is tampering with the cache)
```

Other perspectives

Limitation of Lock	Perspective
L1-d only	Multi-level cache lock

Our contributions

Limitation of Lock	Perspective
L1-d only	Multi-level cache lock
Reduce availability	Alternative mechanism (Restore-On-Context-Switch)


Our contributions

Limitation of Lock	Perspective
L1-d only	Multi-level cache lock
Reduce availability	Alternative mechanism (Restore-On-Context-Switch)
Exception if set is full	OS support to catch the error and run a back-up solution

Current state of our work




- Attacks on PI cache
- RISC-V extension for efficient constant time
- Hardware implementation with low overhead
- Hardware simulator to evaluate security



https://project.inria.fr/scratchs/

Appendix: Lock spreading optimization



Appendix: Rijndael Substitution Box and Bitslicing

```
0x09, 0x83, 0x2c, 0x1a, 0x1b, 0x6e, 0x5a, 0xa0, 0x52, 0x3b, 0xd6, 0xb3, 0x29, 0xe3, 0x2f, 0x84,
0x90, 0xd8, 0xab, 0x00, 0x8c, 0xbc, 0xd3, 0x0a, 0xf7, 0xe4, 0x58, 0x05, 0xb8, 0xb3, 0x45, 0x06,
```

Rijndael SBox is

- Constant
- Public
- Computable

Bitslicing uses 114 XOR and AND operations to replace 8 loads on Sbox

Appendix: Proofs

Set	Tag	Usage meta-data	Lock	Content
Α	1	Black	True	val1A
	5	Box A	False	val5A
В	9	Black	False	val9B
	4	Box B	False	val4B

```
\begin{array}{c} \textbf{protected}(\textit{TargetAddress}(\textit{Acc})) \\ \hline \textit{State} \xrightarrow{access(\textit{Acc})} \textit{SetResult}_{\textit{Acc}}(\textit{State}) \\ \hline \neg \textbf{protected}(\textit{TargetAddress}(\textit{Acc})) \land \textbf{cached}(\textit{TargetAddress}(\textit{Acc})) \\ \hline \textit{State} \xrightarrow{access(\textit{Acc})} (\textit{UpdateUsage}_{\textit{Acc}} \circ \textit{SetResult}_{\textit{Acc}})(\textit{State}) \\ \hline \hline \neg \textbf{cached}(\textit{TargetAddress}(\textit{Acc})) \\ \hline \textit{State} \xrightarrow{access(\textit{Acc})} (\textit{UpdateUsage}_{\textit{Acc}} \circ \textit{SetResult}_{\textit{Acc}} \circ \textit{Evict\&Replace}_{\textit{Acc}})(\textit{State}) \\ \hline \hline \\ \textit{State} \xrightarrow{access(\textit{Acc})} (\textit{UpdateUsage}_{\textit{Acc}} \circ \textit{SetResult}_{\textit{Acc}} \circ \textit{Evict\&Replace}_{\textit{Acc}})(\textit{State}) \\ \hline \end{array}
```