Boolean Arithmetic

Usage and Copyright Notice:

Copyright 2005 © Noam Nisan and Shimon Schocken

This presentation contains lecture materials that accompany the textbook "The Elements of Computing Systems" by Noam Nisan & Shimon Schocken, MIT Press, 2005.

We provide both PPT and PDF versions.

The book web site, www.idc.ac.il/tecs, features 13 such presentations, one for each book chapter. Each presentation is designed to support about 3 hours of classroom or self-study instruction.

You are welcome to use or edit this presentation as you see fit for instructional and non-commercial purposes.

If you use our materials, we will appreciate it if you will include in them a reference to the book's web site.

If you have any questions or comments, you can reach us at tecs.ta@gmail.com

Counting systems

quantity	decimal	binary	3-bit register
	0	0	000
*	1	1	001
**	2	10	010
***	3	11	011
***	4	100	100
****	5	101	101
****	6	110	110
*****	7	111	111
*****	8	1000	overflow
******	9	1001	overflow
*****	10	1010	overflow


Rationale

$$(9038)_{ten} = 9 \cdot 10^3 + 0 \cdot 10^2 + 3 \cdot 10^1 + 8 \cdot 10^0 = 9038$$

$$(10011)_{two} = 1 \cdot 2^4 + 0 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 = 19$$

Binary addition

Assuming a 4-bit system:



- Algorithm: exactly the same as in decimal addition
- Overflow (MSB carry) has to be dealt with.

Representing negative numbers (4-bit system)

0	0000		
1	0001	1111	-1
2	0010	1110	-2
3	0011	1101	-3
4	0100	1100	-4
5	0101	1011	-5
6	0110	1010	-6
7	0111	1001	-7
		1000	-8


- The codes of all positive numbers begin with a "O"
- The codes of all negative numbers begin with a "1"
- To convert a number: leave all trailing 0's and first 1 intact, and flip all the remaining bits

Example:
$$2 - 5 = 2 + (-5) = 0010$$

$$+ 1011$$

$$1101 = -3$$

Building an Adder chip



- Adder: a chip designed to add two integers
- Proposed implementation:


Half adder: designed to add 2 bits

Full adder: designed to add 3 bits

Adder: designed to add two n-bit numbers.

Half adder (designed to add 2 bits)


а	b	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




Implementation: based on two gates that you've seen before.


Full adder (designed to add 3 bits)

а	b	С	carry	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




■ Implementation: can be based on half-adder gates.







■ Implementation: array of full-adder gates.

The ALU (of the Hack platform)





out(x, y, control bits) =
 x+y, x-y, y-x,
 0, 1, -1,
 x, y, -x, -y,
 x!, y!,
 x+1, y+1, x-1, y-1,
 x&y, x|y



```
Chip name: ALU
                            // Two 16-bit data inputs
Inputs:
           x[16], y[16],
                            // Zero the x input
           ZX,
                            // Negate the x input
           nx,
                            // Zero the y input
           zy,
                            // Negate the y input
           ny,
                            // Function code: 1 for Add, 0 for And
           f,
                            // Negate the out output
                            // 16-bit output
Outputs:
           out[16],
                            // True iff out=0
           zr,
                            // True iff out<0
Function: if zx then x = 0
                                 // 16-bit zero constant
           if nx then x = !x
                                 // Bit-wise negation
           if zy then y = 0
                                  // 16-bit zero constant
           if ny then y = !y
                                  // Bit-wise negation
           if f then out = x + y // Integer 2's complement addition
                else out = x & y // Bit-wise And
           if no then out = !out // Bit-wise negation
           if out=0 then zr = 1 else zr = 0 // 16-bit eq. comparison
           if out<0 then ng = 1 else ng = 0 // 16-bit neg. comparison
           Overflow is neither detected nor handled.
Comment:
```

These bits instruct how to preset the x input		These bits instruct how to preset the y input		This bit selects between + / And	This bit inst. how to postset out	Resulting ALU output
zx	nx	zy	ny	f	no	out=
if zx then x=0	if nx then x=!x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x&y	if no then out=!out	f(x,y)=
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	0	0	x
1	1	0	0	0	0	У
0	0	1	1	0	1	!x
1	1	0	0	0	1	!y
0	0	1	1	1	1	-x
1	1	0	0	1	1	-у
0	1	1	1	1	1	x+1
1	1	0	1	1	1	y+1
0	0	1	1	1	0	x-1
1	1	0	0	1	0	y-1
0	0	0	0	1	0	x+y
0	1	0	0	1	1	х-у
0	0	0	1	1	1	y-x
0	0	0	0	0	0	x&y
0	1	0	1	0	1	х у

ALU logic (Hack platform)

	struct how to exinput		nstruct how to he y input	This bit inst. how to post-set out	Resulting ALU output				
zx	nx	zy	out=						
if zx then x=0	if nx then x=!x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x And y	if no then out=!out	f(X,y)=			
1	0	1	0	1	0	0			
1	1	1	1	1	1	1			
1	1	1	0	1	0	-1			
0	Λ	1	1	Ω	Λ	х			
1						У			
0				jic gate archi		!x			
1	that "red	ads" each	n control b	oit and does v	vhat	! y			
0	the table	e specific	es: if zx=1	then set x t	o 0, etc.	-x			
1		• •				-y			
0	1	1	1	1	1	x+1			
1	1	0	1	1	1	y+1			
0	0	1	1	1	0	x-1			
1	1	0	0	1	0	y-1			
0	0	0	0	1	0	x+y			
0	1	1 0 0 1 1							
0	0	0	1	1	1	у-х			
0	0								
0	1	0	1	0	1	х У			

The ALU in the CPU context (Hack platform)

out	c1	c2	сЗ	с4	с5	с6	ou				
(when a=0)	,				•		(when a	<u>=1) </u>			
0	1	0	1	0	1	0		<u> </u>			
1	1	1	1	1	1	1				c1,c2,,c	6
-1	1	1	1	0	1	0					
D	0	0	1	1	0	0				D	
A	1	1	0	0	0	0	M		D register		
! D	0	0	1	1	0	1			a		1
! A	1	1	0	0	0	1	! M		A	ALU	out
-D	0	0	1	1	1	1	Ï	A register	 		
-A	1	1	0	0	1	1	-M		Mux	A/M	
D+1	0	1	1	1	1	1		RAM	M		
A+1	1	1	0	1	1	1	M+1	(selected		V	
D-1	0	0	1	1	1	0		register)			
A-1	1	1	0	0	1	0	M-1				
D+A	0	0	0	0	1	0	D+M				
D-A	0	1	0	0	1	1	D-M				
A-D	0	0	0	1	1	1	M-D				
D&A	0	0	0	0	0	0	D&M				
D A	0	1	0	1	0	1	D M				

Historical note: Leibnitz (1646-1716)

- "The binary system may be used in place of the decimal system; express all numbers by unity and by nothing"
- 1679: built a mechanical calculator (+, -, *, /)



- CHALLENGE: "All who are occupied with the reading or writing of scientific literature have assuredly very often felt the want of a common scientific language, and regretted the great loss of time and trouble caused by the multiplicity of languages employed in scientific literature:
- SOLUTION: "Characteristica Universalis": a universal, formal, language of reasoning
- The dream's end: Turing and Goedl in 1930's.





Leibniz's medallion for the Duke of Brunswick

Sequential Logic

Usage and Copyright Notice:

Copyright 2005 © Noam Nisan and Shimon Schocken

This presentation contains lecture materials that accompany the textbook "The Elements of Computing Systems" by Noam Nisan & Shimon Schocken, MIT Press, 2005.

We provide both PPT and PDF versions.

The book web site, www.idc.ac.il/tecs, features 13 such presentations, one for each book chapter. Each presentation is designed to support about 3 hours of classroom or self-study instruction.

You are welcome to use or edit this presentation as you see fit for instructional and non-commercial purposes.

If you use our materials, we will appreciate it if you will include in them a reference to the book's web site.


If you have any questions or comments, you can reach us at tecs.ta@gmail.com

Sequential VS combinational logic


- Combinational devices: operate on data only; provide calculation services (e.g. Nand ... ALU)
- Sequential devices: operate on data and a clock signal; as such, contain state and can ve made to provide storage and synchronization services
- Sequential devices are sometimes called "clocked devices"

Lecture plan


- Clock
- A hierarchy of memory chips:
 - Flip-flop gates
 - Binary cells
 - Registers
 - RAM
- Counters
- Perspective.



- In our jargon, a clock cycle = tick-phase (low), followed by a tock-phase (high)
- In real hardware, the clock is implemented by an oscillator
- In our hardware simulator, clock cycles can be simulated either
 - Manually, by the user, or
 - "Automatically," by a test script.




- A fundamental state-keeping device
- For now, let us not worry about the DFF implementation
- Memory devices are made from numerous flip-flops, all regulated by the same master clock signal
- Notational convention:




1-bit register (we call it "Bit")

Objective: build a storage unit that can:


- (a) Change its state to a given input
- (b) Maintain its state over time (until changed)



if load(t-1) then out(t)=in(t-1) else out(t)=out(t-1)



Basic building block



Won't work


in Out Out

if load(t-1) then out(t)=in(t-1) else out(t)=out(t-1)

OK




Interface




if load(t-1) then out(t)=in(t-1) else out(t)=out(t-1)

Implementation




- Load bit
- Read logic
- Write logic



if load(t-1) then out(t)=in(t-1) else out(t)=out(t-1)

1-bit register




if load(t-1) then out(t)=in(t-1) else out(t)=out(t-1)

w-bit register

- Register's width: a trivial parameter
- Read logic
- Write logic


Random Access Memory (RAM)





- Read logic
- Write logic.

RAM interface



Chip name: RAMn // n and k are listed below

Inputs: in[16], address[k], load

Outputs: out[16]

Function: out(t)=RAM[address(t)](t)

If load(t-1) then

RAM[address(t-1)](t)=in(t-1)


Comment: "="is a 16-bit operation.

The specific RAM chips needed for the Hack platform are:


Chip name	n	K
RAM8	8	3
RAM64	64	6
RAM512	512	9
RAM4K	4096	12
RAM16K	16384	14

RAM anatomy





RAM8




Register



Counter

Needed: a storage device that can:

- (a) set its state to some base value
- (b) increment the state in every clock cycle
- (c) maintain its state (stop incrementing) over clock cycles
- (d) reset its state




```
If reset(t-1) then out(t)=0
  else if load(t-1) then out(t)=in(t-1)
      else if inc(t-1) then out(t)=out(t-1)+1
      else out(t)=out(t-1)
```

- Typical function: *program counter*
- Implementation: register chip + some combinational logic.


Recap: Sequential VS combinational logic

Combinational chip




$$out = some function of (in)$$

Sequential chip




out(t) = some function of (in(t-1), out(t-1))

Time matters



- During a tick-tock cycle, the internal states of all the clocked chips are allowed to change, but their outputs are "latched"
- At the beginning of the next cycle, the outputs of all the clocked chips in the architecture commit to the new values.




Implications:

- Challenge: propagation delays
- Solution: clock synchronization
- Cycle length and processing speed.

Perspective

- All the memory units described in this lecture are standard
- Typical memory hierarchy
 - SRAM ("static"), typically used for the cache
 - DRAM ("dynamic"), typically used for main memory
 - Disk

(Elaborate caching / paging algorithms)



Access

time

Cost

- A Flip-flop can be built from Nand gates
- But ... real memory units are highly optimized, using a great variety of storage technologies.