



Computer Engineering Department

Academic Year:

2020

Course Code:

CMPN 111

Day:

Sunday

Time:

9:15 - 10:15

Program:

CCEC

Semester:

FALL 20

Course Title:

Logic Design II

Date:

December 6th, 2020

Full Mark:

20



Name:

علي سعيد البنا، توفيق

ID #:

1180036

Question (1):

For the following circuit:

i. State its functionality.

ii. Redesign, using ;

1. 3-input NOR gates (SC).


2. 4x1 Multiplexers.

3. PAL configuration.

4. PLA configuration.

5. PROM configuration

iii. Compare between all designs w.r.t. (# of gates / # of ICs / delay / expansion)



[Hint : all dots means connections not bubbles]

Z	Y	X	W	D	C	B	A
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	0	1
0	1	1	1	0	0	0	1

Examiners Signature

Shab Talbhan

For Students: Please write using a blue pen only

$$A = xy, B = wx + xy, C = wz + 0, D = z$$

w	x	y	z	A	B	C	D
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	1	1	1	0
0	1	1	1	1	1	1	1
1	0	0	0	0	0	1	0
1	0	0	1	0	0	1	1
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1
1	1	0	0	0	1	1	0
1	1	0	1	0	1	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1

3 - 2 input nor gates

$$x \rightarrow \neg x$$


$$y \rightarrow \neg y$$

$$x \text{ nor } y = A$$

$$A \equiv \neg \bar{x} \bar{y}$$

$$w \text{ nor } \bar{w} = \bar{w}$$

4x3



$$0 \equiv \neg 1$$



$$1 + 5 + 14 \times 3$$


gates
42 nor

Σc
11

exp
2

delay
12






assume one IC

# gates	# IC	# exp	# delay
4 mux	4 IC	0	5
✓ 1 not	✓ 1 IC	5	12

total delay = 20

w, x, y, z

③ PLA PAL



# gates	# IC	# exp	# delay
6 AND	2 IC	2	1
4 OR	1 IC	0	1
4 not	1 IC	2	1
total			3

PLA

w

x

y

z


6 AND
4 OR
4 NOT

2 IC
1 IC
1 IC


2
0
2

delay

delay = 3



PLA decoder.



gates

# gates	# IC	# exp	# delay
1 decoder	1	0	3
22 or	6	2	7

total delay = 10

assume decoder 1 IC

Question (2):

(5 points)

a) Given the Capacity of the following memory units
23M X 16

specify ;

- Number of address lines
- Number of input & output lines
- Total Number of words and its width

b) Also, it is required to design a 4 x 6 Memory.

5

23M X 16

$$23 \times 2^{20} > 2^5 \times 2^{20} = 2^{25}$$

⑥

① address lines = 25 ✓

② number of input lines = 16 ✓

③ number of output lines = 16 ✓



total number of words = 23×2^{20} ✓

width = 16 ✓

⑥

MC =

Input



Examiners Signature

Shab Talhkan

For Students: Please write using a blue pen only