


ZO


Computer Engineering Department		Program:	CCEC
Academic Year:	2020	Semester:	FALL 20
Course Code:	CMPN 111	Course Title:	Logic Design II
Day:	Sunday	Date:	December 6th, 2020
Time:	9:15 - 10:15	Full Mark:	20




8.5


ID#: cois is lid, were de Name:






[Hint : all dots means connections not bubbles] W O D **Examiners Signature** For Students: Please write using a blue pen only That Talkhan Page 1 of 4







gates # Il # exp # delay

1 decoder 1

22 or 6

27.

total delay=10

assume decoder 1 Il

a) Given the Capacity of the following memory units 23M X 16

specify;

- i. Number of address lines
- ii. Number of input & output lines
- iii. Total Number of words and its width
- b) Also, it is required to design a 4 x 6 Memory.

25

23M *16


23+20 7 25+20 = 2

address lines = 25 / (i) number of input lines = 16 / Number of output lines = 16 /

total number of words = 23 + 2 , row selector width= 16 v

trput

we Read write enable



Examiners Signature