8MNANOD3L-CPU

(i.MX8M Nano Reference Board)

Table of Content

Page 1	Cover				
Page 2	Block Diagram				
Page 3	PWRTREE				
Page 4	CPUPWR				
Page 5	DDR3L				
Page 6	CPU IO				
Page 7	CPUPHY				
Page 8	CPUMISC				
Page 9	eMMC/QSPI				
Page 10	WIFVBT Module				
Page 11	BOOT CFG				
Page 12	PMIC PCA9450B				
Page 13	SOM Interface				

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- 3. Special signal usage:

_B Denotes - Active-Low Signal

or [] Denotes - Vectored Signals

 Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!


This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with I.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY


Revision History

	1	i			
Rev. Code	Date	Ву	Description		
A	2020-08-12	Vector	Initial vension release		
A1	2021-01-08	Vector	Remove CPU socket.		
A2	2022-03-02	Vector	Remove WDGG note for ROHM PMIC.		


	XP	Microcontroller Product Gro 6501 William Cannon Drive West Austin, TX 78735-8508	up			
		shall not be used for engineering design, xoress written permission of NXP Semiconductors.				
ocument or manufactu	ne in whole or in part without the	spress witten permission of rex.P Semiconductors.				
		ICAP Classification: CP:	IUO:	х.	PUBI	
Designer	Drawing Title:					
Vector Chang	X-8MNANOD3L-CPU					
Drawn by:	Page Title:					
Drawn by: Vector Owng	Page Title:	Title and Rev History				
		Title and Rev History				Res
Vector Chang						Rev
Vector Chang	Size Docs	nent Number				




8MNANOD3L-EVK PWR TREE



i.MX8M Nano PWR





VDD_1V8

O

NVCC_ENET

ASSY_OFF TOP

Microcontroller Product Group


850 William Claren De New Year

Microcontroller Product Group


850 William Claren De New Year


Mont document contains in brenden proprietarly as NOP and Sharinst 12 seal for engineering design.


Description of the Product Controller Product Control





i.MX8M Nano IO Interface












Boot Mode

i.MX8M Nano Boot Mode

BOOT_PIN[3]	BOOT_PIN[2]	BOOT_PIN[1]	BOOT_PIN[0]	Boot Modes	
BOOT_MODE3 (TEST_MODE)	BOOT_MODE2 (JTAG_TRST_B)	BOOT_MODE1	BOOT_MODE0	Function	
0	0	0	0	Boot From Internal Fuses	
0	0	0	1	USB Serial Download	
0	0	1	0	USDHC3 (eMMC boot only, SD38-bit)	
0	0	1	1	USDHC2 (SD boot only, SD2)	
0	1	0	0	NAND 8-bit single device 256 page	
0	1	0	1	NAND 8-bit single device 512 page	
0	1	1	0	QSPI 3B Read	
0	1	1	1	QSPIHyperflash 3.3V	
1	0	0	0	ecSPI Boot	
1	0	0	1	Reserved	
1	0	1	0	Reserved	
1	0	1	1	Reserved	
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2])	
1	1	0	1	Reserved	
1	1	1	0	Infinite Loop Mode	
1	1	1	1	Test Mode	



Note:

DOT_MCOCO-3 singuls are used for boot selections

2. BODT_MODE singuls have internal FD before and after FDR_B reset is desessarted?

Microcontroller Product Group


4501 William Common Date West


Associated consease an invested programmy to NDP and stand such so used for supervised prices;


This discontent consease an invested programmy to NDP and stand such so used for supervised prices;

Consequent consequent in which on in your billiam of a separate writing permission of NDP Secretary.

Consequent Co







Board Stack Report