

<b>Analog and Digital Electronics</b> <b>[As per Choice Based Credit System (CBCS) scheme]</b> <b>(Effective from the academic year 2015 -2016)</b> <b>SEMESTER - III</b>			
<b>Subject Code</b>	<b>15CS32</b>	<b>IA Marks</b>	<b>20</b>
<b>Number of Lecture Hours/Week</b>	<b>04</b>	<b>Exam Marks</b>	<b>80</b>
<b>Total Number of Lecture Hours</b>	<b>50</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 04</b>			
<b>Course objectives:</b> This course will enable students to <ul style="list-style-type: none"> <li>Recall and Recognize construction and characteristics of JFETs and MOSFETs and differentiate with BJT</li> <li>Demonstrate and Analyze Operational Amplifier circuits and their applications</li> <li>Describe, Illustrate and Analyze Combinational Logic circuits, Simplification of Algebraic Equations using Karnaugh Maps and Quine McClusky Techniques.</li> <li>Describe and Design Decoders, Encoders, Digital multiplexers, Adders and Subtractors, Binary comparators, Latches and Master-Slave Flip-Flops.</li> <li>Describe, Design and Analyze Synchronous and Asynchronous Sequential</li> <li>Explain and design registers and Counters, A/D and D/A converters.</li> </ul>			
<b>Module -1</b>			<b>Teaching Hours</b>
<b>Field Effect Transistors:</b> Junction Field Effect Transistors, MOSFETs, Differences between JFETs and MOSFETs, Biasing MOSFETs, FET Applications, CMOS Devices. Wave-Shaping Circuits: Integrated Circuit(IC) Multivibrators. <b>Introduction to Operational Amplifier:</b> Ideal v/s practical Opamp, Performance Parameters, <b>Operational Amplifier Application Circuits:</b> Peak Detector Circuit, Comparator, Active Filters, Non-Linear Amplifier, Relaxation Oscillator, Current-To-Voltage Converter, Voltage-To-Current Converter. <b>Text book 1:- Ch 5: 5.2, 5.3, 5.5, 5.8, 5.9, 5.1.Ch13: 13.10.Ch 16: 16.3, 16.4. Ch 17: 7.12, 17.14, 17.15, 17.18, 17.19, 17.20, 17.21.</b>			<b>10 Hours</b>
<b>Module -2</b>			
<b>The Basic Gates:</b> Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. <b>Combinational Logic Circuits:</b> Sum-of-Products Method, Truth Table to Karnaugh Map, Pairs Quads, and Octets, Karnaugh Simplifications, Don't-care Conditions, Product-of-sums Method, Product-of-sums simplifications, Simplification by Quine-McClusky Method, Hazards and Hazard covers, HDL Implementation Models. <b>Text book 2:- Ch 2: 2.4, 2.5. Ch3: 3.2 to 3.11.</b>			<b>10 Hours</b>
<b>Module – 3</b>			

<p><b>Data-Processing Circuits:</b> Multiplexers, Demultiplexers, 1-of-16 Decoder, BCD to Decimal Decoders, Seven Segment Decoders, Encoders, Exclusive-OR Gates, Parity Generators and Checkers, Magnitude Comparator, Programmable Array Logic, Programmable Logic Arrays, HDL Implementation of Data Processing Circuits. Arithmetic Building Blocks, Arithmetic Logic Unit <b>Flip- Flops:</b> RS Flip-Flops, Gated Flip-Flops, Edge-triggered RS FLIP-FLOP, Edge-triggered D FLIP-FLOPs, Edge-triggered JK FLIP-FLOPs.</p> <p><b>Text book 2:- Ch 4:- 4.1 to 4.9, 4.11, 4.12, 4.14.Ch 6:-6.7, 6.10.Ch 8:- 8.1 to 8.5.</b></p>	<p><b>10 Hours</b></p>
<p><b>Module-4</b></p>	
<p><b>Flip- Flops:</b> FLIP-FLOP Timing, JK Master-slave FLIP-FLOP, Switch Contact Bounce Circuits, Various Representation of FLIP-FLOPs, HDL Implementation of FLIP-FLOP. <b>Registers:</b> Types of Registers, Serial In - Serial Out, Serial In - Parallel out, Parallel In - Serial Out, Parallel In - Parallel Out, Universal Shift Register, Applications of Shift Registers, Register implementation in HDL. <b>Counters:</b> Asynchronous Counters, Decoding Gates, Synchronous Counters, Changing the Counter Modulus.</p> <p><b>(Text book 2:- Ch 8: 8.6, 8.8, 8.9, 8.10, 8.13. Ch 9: 9.1 to 9.8. Ch 10: 10.1 to 10.4</b></p>	<p><b>10 Hours</b></p>
<p><b>Module-5</b></p>	
<p><b>Counters:</b> Decade Counters, Presetable Counters, Counter Design as a Synthesis problem, A Digital Clock, Counter Design using HDL. <b>D/A Conversion and A/D Conversion:</b> Variable, Resistor Networks, Binary Ladders, D/A Converters, D/A Accuracy and Resolution, A/D Converter-Simultaneous Conversion, A/D Converter-Counter Method, Continuous A/D Conversion, A/D Techniques, Dual-slope A/D Conversion, A/D Accuracy and Resolution.</p> <p><b>Text book 2:- Ch 10: 10.5 to 10.9. Ch 12: 12.1 to 12.10.</b></p>	<p><b>10 Hours</b></p>
<p><b>Course outcomes:</b></p>	
<p>After Studying this course, students will be able to</p> <ul style="list-style-type: none"> <li>• Acquire knowledge of <ul style="list-style-type: none"> <li>○ JFETs and MOSFETs , Operational Amplifier circuits and their applications.</li> <li>○ Combinational Logic, Simplification Techniques using Karnaugh Maps, Quine McClusky technique.</li> <li>○ Operation of Decoders, Encoders, Multiplexers, Adders and Subtractors.</li> <li>○ Working of Latches, Flip-Flops, Designing Registers, Counters, A/D and D/A Converters.</li> </ul> </li> <li>• Analyze the performance of <ul style="list-style-type: none"> <li>○ JFETs and MOSFETs , Operational Amplifier circuits</li> <li>○ Simplification Techniques using Karnaugh Maps, Quine McClusky Technique.</li> <li>○ Synchronous and Asynchronous Sequential Circuits.</li> </ul> </li> </ul> <p>Apply the knowledge gained in the design of Counters, Registers and A/D &amp; D/A converters</p>	
<p><b>Graduate Attributes (as per NBA)</b></p> <ol style="list-style-type: none"> <li>1. Engineering Knowledge</li> <li>2. Design/Development of Solutions(partly)</li> <li>3. Modern Tool Usage</li> <li>4. Problem Analysis</li> </ol>	

**Question paper pattern:**

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

**Text Books:**

1. Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012.
2. Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and Applications, 8<sup>th</sup> Edition, Tata McGraw Hill, 2015

**Reference Books:**

1. Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2<sup>nd</sup> Edition, Tata McGraw Hill, 2005.
2. R D Sudhaker Samuel: Illustrative Approach to Logic Design, Sanguine-Pearson, 2010.
3. M Morris Mano: Digital Logic and Computer Design, 10<sup>th</sup> Edition, Pearson, 2008.