Virtual Machines

Pr. Olivier Gruber

olivier.gruber@imag.fr

Laboratoire d'Informatique de Grenoble Université de Grenoble-Alpes

Acknowledgments

• Reference Book


Virtual Machines Versatile Platforms for systems and processes

James E. **Smith**, Ravi **Nair**


Morgan Kaufmann

- Research Articles
 - Cited on various slides


- A virtual machine defines a machine (interface)
- *A virtual machine is a machine (implementation)*




- So many virtual machines...




- So many real machines...




- Instruction Set Architecture (ISA)
 - Defines the instruction set
 - Defines other concepts such as page tables, traps, interrupts, etc.
- Application Binary Interface (ABI)
 - Defines core concepts above the ISA
 - Example:
 - Linux kernel system calls
 - Related to processes, threads, files, and devices



- Typical Unix-like Architecture
 - A monolithic kernel acting as a shared coordinator
 - Multiple client processes hosting the libC and an application







Operating System Architecture

Microkernels

- Minimal kernel (TCB) with only few and low-level mechanisms
- Promote a modular design of cooperative user-level servers
- Cooperation relies on Inter-Process Communications (IPC)




- Type-I Hypervisors
 - A monolithic kernel acting as a shared coordinator
 - Hosting multiple guest operating systems





Operating System Architecture


- Type-II Hypervisors
 - Run within a regular process
 - Host a single guest operating system




- Basics of hardware and operating systems
- From the ground up...










• Boot sequence


- Wakes up at a given address, let's at 0x0000-0000
- Starts executing there, but what is there?
- Pre-loaded Flash/EPROM memory

• Bus

- 32 data wires + control wires
- Master/slave → CPU is master, controllers are slaves (for now)
- EPROM/Flash controller is a slave, factory-configured at @0x0000



- Fetching the first instruction...
 - The Flash/EPROM controller is probably the only one that is factory-configured
 - Other controllers are waiting to be software configured
- How is software configuring hardware?
 - Through memory-mapped I/O registers (mmio registers)
 - Also called "hardware registers"



Zynq-7000 Memory Map

Table 4-1: System-Level Address Map

Address Range	CPUs and ACP	AXI_HP	Other Bus Masters ⁽¹⁾	Notes
0000_0000 to 0003_FFFF (2)	ОСМ	ОСМ	ОСМ	Address not filtered by SCU and OCM is mapped low
	DDR	ОСМ	ОСМ	Address filtered by SCU and OCM is mapped low
	DDR			Address filtered by SCU and OCM is not mapped low
				Address not filtered by SCU and OCM is not mapped low
0004_0000 to 0007_FFFF	DDR			Address filtered by SCU
				Address not filtered by SCU
0008_0000 to 000F_FFFF	DDR	DDR	DDR	Address filtered by SCU
		DDR	DDR	Address not filtered by SCU ⁽³⁾
0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
4000_0000 to 7FFF_FFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
8000_0000 to BFFF_FFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
FC00_0000 to FDFF_FFFF(4)	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
FFFC_0000 to FFFF_FFFF (2)	ОСМ	ОСМ	ОСМ	OCM is mapped high
				OCM is not mapped high

Table 4-7: PS System Register Map

Register Base Address	Description (Acronym)	Register Set
F800_1000, F800_2000	Triple timer counter 0, 1 (TTC 0, TTC 1)	ttc.
F800_3000	DMAC when secure (DMAC S) dm	
F800_4000	DMAC when non-secure (DMAC NS)	dmac.
F800_5000	System watchdog timer (SWDT)	swdt.
F800_6000	DDR memory controller	ddrc.
F800_7000	Device configuration interface (DevC)	devcfg.
F800_8000	AXI_HP 0 high performance AXI interface w/ FIFO	afi.
F800_9000	AXI_HP 1 high performance AXI interface w/ FIFO	afi.
F800_A000	AXI_HP 2 high performance AXI interface w/ FIFO	afi.
F800_B000	AXI_HP 3 high performance AXI interface w/ FIFO afi.	
F800_C000	On-chip memory (OCM)	ocm.
F800_D000	eFuse ⁽¹⁾	-
F800_F000	Reserved	

Table 4-6: I/O Peripheral Register Map

Register Base Address	Description
E000_0000, E000_1000	UART Controllers 0, 1
E000_2000, E000_3000	USB Controllers 0, 1
E000_4000, E000_5000	I2C Controllers 0, 1
E000_6000, E000_7000	SPI Controllers 0, 1
E000_8000, E000_9000	CAN Controllers 0, 1
E000_A000	GPIO Controller
E000_B000, E000_C000	Ethernet Controllers 0, 1
E000_D000	Quad-SPI Controller
E000_E000	Static Memory Controller (SMC)
E010_0000, E010_1000	SDIO Controllers 0, 1

UART... serial line controller, following the RS-232 protocol...

→ Essentially a FIFO and a status register...

Constants defined from reading the Zynq-7000/R1P8 Technical Reference Manual... not the most fun part of it all...

```
#define UART R1P8 CR
                                 0x0000 /* UART Control Register */
                                 0x0004 /* UART Mode Register */
#define UART R1P8 MR
#define UART R1P8 IER
                                 0x0008 /* -- Interrupt Enable Register */
                                 0x000C /* -- Interrupt Disable Register */
#define UART R1P8 IDR
                                 0x0010 /* -- Interrupt Mask Register */
#define UART R1P8 IMR
#define UART R1P8 ISR
                                 0x0014 /* -- Channel Interrupt Status Register */
#define UART_R1P8_BAUDGEN
                                 0x0018 /* Baude Rate Generator Register */
                                 0x001C /* -- Receiver Timeout Register */
#define UART R1P8 RXTOUT
                                 0x0020 /* -- Receiver FIFO Trigger Level Register */
#define UART R1P8 RXWM
#define UART R1P8 MODEMCR
                                 0x0024 /* -- Modem Control Register */
#define UART R1P8 MODEMSR
                                 0x0028 /* -- Modem Status Register */
                                 0x002C /* Channel Status Register */
#define UART R1P8 SR
                                 0x0030 /* Transmit & Receive FIFO */
#define UART R1P8 FIFO
#define UART R1P8 BAUDDIV
                                 0x0034 /* Baud Rate Divider Register */
#define UART R1P8 FLOWD
                                 0x0038 /* -- Flow Control Delay Register */
#define UART R1P8 TXWM
                                 0x0044 /* -- Transmitter FIFO Trigger Level Register */
```

Questions – Your mind at work...

• Imagine your UART

- From the hardware side hardware registers, layout, functions
- From the software side send and receive a character

• Apply to a console

- Imagine you have a micro-controller with two UARTs
- Serial line to keyboard
- Serial line to a terminal (screen)

```
/* Zvng TRM sequence (UG585 p598) */
void
uart r1p8 init regs(void* uart){
/* UART Character frame */
 mmio reg write32(uart,UART_R1P8_MR,UART_R1P8_MR_8n1);
/* Baud Rate configuration */
 mmio reg setbits32(uart,UART R1P8 CR,
                                       UART R1P8 CR RXDIS | UART R1P8 CR TXDIS);
 mmio reg write32(uart,UART R1P8 BAUDGEN, UART R1P8 115200 GEN);
 mmio reg write32(uart,UART R1P8 BAUDDIV, UART R1P8 115200 DIV);
 mmio reg setbits32(uart,UART R1P8 CR,
                                       UART R1P8 CR RXRES | UART R1P8 CR TXRES);
 mmio reg setbits32(uart,UART R1P8 CR,
                                       UART R1P8 CR RXEN | UART R1P8 CR TXEN);
/* Disable Rx Trigger level */
 mmio reg write32(uart,UART R1P8 RXWM,
                                         0x00):
/* Enable Controller */
 mmio reg write32(uart,UART R1P8 CR, UART R1P8 CR RXRES | UART R1P8 CR TXRES |
         UART_R1P8_CR_RSTTO | UART_R1P8_CR_RXEN | UART_R1P8_CR_TXEN |
         UART R1P8 CR STPBRK);
 /* Configure Rx Timeout */
 mmio reg write32(uart,UART R1P8 RXTOUT, 0x00);
 mmio reg write32(uart,UART R1P8 IER,
                                       0x00);
 mmio_reg_write32(uart,UART_R1P8_IDR,
                                       UART R1P8 IxR ALL);
/* No Flow delay */
 mmio_reg_write32(uart,UART_R1P8_FLOWD, 0x00);
 /* Desactivate flowcontrol */
 mmio reg clearbits32(uart,UART R1P8 MODEMCR, UART R1P8 MODEMCR FCM);
/* Mask all interrupts */
 mmio reg clearbits32(uart,UART R1P8 IMR, 0x01FFF);
```

UART – Output

```
#define UARTO 0xE0000000
#define UART1 0xE0001000
                               0x002C /* Channel Status Register */
#define UART R1P8 SR
#define UART R1P8 FIFO
                               0x0030 /* Transmit & Receive FIFO */
* Channel Status Register (UART R1P8 SR)
#define UART_R1P8_SR_TNFUL (1 << 14)
#define UART R1P8 SR TTRIG (1 << 13)
#define UART_R1P8_SR_FDELT (1 << 12)
#define UART R1P8 SR TACTIVE (1 << 11)
#define UART_R1P8_SR_RACTIVE (1 << 10)
#define UART_R1P8_SR_TFUL (1 << 4)
#define UART_R1P8_SR_TEMPTY (1 << 3)
#define UART R1P8 SR RFUL (1 << 2)
#define UART_R1P8_SR_REMPTY_(1 << 1)
#define UART R1P8 SR RTRIG (1 << 0)
            void
             uart r1p8 putc(void* uart, uint8 t c) {
             while((mmio reg read32(uart,UART R1P8 SR) & UART R1P8 SR TFUL) != 0);
             if (c == '\n') {
              mmio_reg_write32(uart,UART_R1P8_FIFO, '\r');
              while((mmio reg read32(uart,UART R1P8 SR) & UART R1P8 SR TFUL) != 0);
             mmio reg write32(uart,UART R1P8 FIFO, c);
```

UART – Input

```
0x002C /* Channel Status Register */
#define UART_R1P8_SR
#define UART R1P8 FIFO
                              0x0030 /* Transmit & Receive FIFO */
* Channel Status Register (UART R1P8 SR)
#define UART R1P8 SR TNFUL (1 << 14)
#define UART R1P8 SR TTRIG (1 << 13)
#define UART_R1P8_SR_FDELT (1 << 12)
#define UART_R1P8_SR_TACTIVE_(1 << 11)
#define UART R1P8 SR RACTIVE (1 << 10)
#define UART R1P8 SR TFUL (1 << 4)
#define UART_R1P8_SR_TEMPTY_(1 << 3)
#define UART_R1P8_SR_RFUL (1 << 2)
#define UART R1P8 SR REMPTY (1 << 1)
#define UART R1P8 SR RTRIG (1 << 0)
    uint8 t
    uart r1p8 getc(void* uart){
     while((mmio reg read32(uart,UART R1P8 SR) & UART R1P8 SR REMPTY))
     uint8 t c;
     c = mmio_reg_read32(uart,UART_R1P8_FIFO);
     if (c=='\r')
      c='\n';
     return c;
```

Computer Basics – Micro-controllers

• Hardware


- Single-core CPU, with load/store interface
- Memory controller and memory
- Instruction set: load/store, arithmetic, branches, etc.
- CPU registers, both general purpose and special

Software


- Continuous polling of devices
- Reacting to the status changes of the different devices
- Example:

```
void main() {
  uart_r1p8_init_regs(KBD_UART);
  uart_r1p8_init_regs(TERM_UART);
  for (;;) {
    uint8_t code = uart_r1p8_getc(KBD_UART);
    uint16_t unicode = code_to_unicode(code);
    uart_r1p8_putc(TERM_UART, (unicode & 0xFF));
    uart_r1p8_putc(TERM_UART, (unicode & 0xFF)>>8);
  }
}
```

Hardware – Configuration



- Boot sequence all about configuring the hardware
 - Reset configures the processor itself
 - Boot code
 - First controller configured is the DDR controller
 - But many other controllers... bus bridges, disks, Ethernet, USB, video, etc.






Figure 2-1: Zynq-7000 AP SoC Processor System High-Level Diagram

Your mind at work...

- Imagine your disk or network card
 - From the hardware side hardware registers, layout, functions
 - From the software side read and write a block
- Imagine your video buffer
 - From the hardware side hardware registers, layout, functions
 - From the software side send and receive Ethernet frame
- How would you code a simple game software?
 - Given that you have several devices
 - Given that you have animation on the screen

KEEP IT SIMPLE!

Remember

- no IRQs

- no DMA

Event-oriented Programming

- Event scheduler, with ready queue of events
 - Still polling devices...
- Event reactions run to completion
 - Long-running events are a BAD idea
 - No spinning
 - No blocking
- No need for synchronization
 - One event reaction at a time

```
struct event {
  void (*react)(struct event* evt, struct queue* rq);
}

void event_push(struct queue* rq,struct event* evt);
void event_pop(struct queue* rq,struct event* evt);

void scheduler(struct queue* rq) {
  ...
for (;;) {
  struct event* evt = event_pop(rq);
  if (evt)
      evt → react(evt,rq);
  poll_devices();
  }
}
```

Event-oriented Programming

- Event-oriented game application
 - Periodic event to refresh the screen flipping video buffers
 - Events to redraw the different items on the screen
 - Events to animate items
 - Etc.

Item example: an arrow in flight

XYZ coordinates Direction of flight Velocity

→ periodic reaction:Update its position.Compute if it hits something

```
struct event {
  void (*react)(struct event* evt, struct queue* rq);
}

void event_push(struct queue* rq,struct event* evt);
void event_pop(struct queue* rq,struct event* evt);

void scheduler(struct queue* rq) {
  ...
  for (;;) {
    struct event* evt = event_pop(rq);
    if (evt)
        evt → react(evt,rq);
    poll_devices();
  }
}
```

Your mind at work...

- Introduce interrupts to the previous design...
 - Keeping an event-oriented programming
 - Main concern keep the programming model simple


- Introducing interrupts
 - Interrupt vector in memory → Interrupt Service Routines (ISRs)
- Challenge introduces a race condition
 - Between interrupt handlers and the event reactions
 - Simple solution: mutual exclusion
 - Enabling/disabling interrupts
 - Much better than polling
 - Especially from an energy consumption
 - But service latency is high
 - ISRs only execute between events

```
void scheduler(struct queue* rq) {
    ...
for (;;) {
    disableInterrupts();
    struct event* evt = event_pop(rq);
    if (evt) {
        evt → react(evt,rq);
        enableInterrupts();
    } else {
        enableInterrupts();
        halt();
    }
}
```

Tops & Bottoms

- Separating ISRs into a top and a bottom
 - Top handler:
 - Interrupt Service Routines (ISRs)
 - Happens when the interrupt is raised
 - Bottom event:
 - An event created to follow up top handlers
 - Will finish the processing

```
void scheduler(struct queue* rq) {
   ...
for (;;) {
    struct event* evt = event_pop(rq);
    if (evt)
        evt → react(evt,rq);
    else
        halt();
    }
}
```



Your mind at work...


- Reflect on the programming constraint for top handlers..
 - Think in terms of when tops occur
 - Think in terms of race conditions
- Reflect on top versus bottom
 - One is a "handler", the other is a regular event
 - Why?
 - Implications?
- Apply to an UART

Event-oriented Programming with Interrupts

• Top programming model


- Tops are time critical (must be short)
- Tops happen any time, throughout events
- Thus tops must be completely isolated
 - Must avoid any race condition
 - Cannot use synchronization
- Usually rely on a lock-free circular buffer
 - To pass data to the bottom event
 - Lock-free with one producer and one consumer


```
void scheduler(struct queue* rq) {
   ...
for (;;) {
    struct event* evt = event_pop(rq);
    if (evt)
        evt → react(evt,rq);
    else
        halt();
    }
}
```



Event-oriented Programming with Interrupts


• Top/bottom sequencing examples





UART with Interrupts


- The goal is not loosing any character
 - Top: empty the "small" RX FIFO into a "larger" circular buffer in memory
 - Bottom: empty the fixed size circular buffer in an "variable-size buffer"
- A matter of delay requirements
 - Top: must be really quick to react
 - Bottom: a little more slack, since the circular buffer is larger
 - Application: reads from the standard input stream when it feels like it



Linked list of

malloc'ed chunks

UART with Interrupts




Computer Basics


• Hardware

- Single-core CPU, with load/store interface
- Memory controller and memory
- Instructions: load/store, arithmetic, branches, etc.
- CPU registers, both general purpose and special
- Floating Point Unit (FPU), an arithmetic co-processor
- Interrupts with interrupt vector
- Software
 - Event-oriented scheduler
 - ISRs as top handler and bottom events
 - Device drivers reading and writing mmio registers

Where is the potential performance bottleneck?




- Advanced Microcontroller Bus Architecture (AMBA)
 - A bus hierarchy
 - Advanced High-Performance Bus (AHB)



Eight programmable DMA on AHB

Serialization

• Giga Ethernet (Gige)







Figure 16-1: Ethernet Controller


MII: Media Independent Interface

GMII: Giga MMI

RGMII: Reduced GMII (fewer pins)


- Transfer ring (TX)
 - Gather DMA for sending frames
- Receive ring (RX)
 - Scatter DMA for received frames







Your mind at work...

- Top/Bottom for Giga Ethernet
 - How do you manage your ring buffers?
 - What is the work done in the top?
 - What is the work done in the bottom?
 - Think about your network stack (IP/UDP/TCP)... which events to do what?







- Transfer ring (TX)
 - Payloads to send from an application output stream
 - Grab headers (Ethernet, IP, TCP) and initialize them
 - Setup entries in the TX circular buffer



- Receive ring (RX)
 - Hardware Eth/IP/TCP checksums
 - − Pre-allocated Ethernet frames (~1500 bytes)
 - One per entry in the circular buffer



- Receive ring (RX)
 - Hardware Eth/IP/TCP checksums
 - − Pre-allocated Ethernet frames (~1500 bytes)
 - One per entry in the circular buffer





Key design point:

- Aliasing received frames up the network stack?
- Copy them before passing them up?


Questions:

- How fast are they processed?
- How much time before the circular buffer is full?





- Receive ring (RX) A different organisation
 - Large RX ring of smaller buffers (256 bytes for example)
 - DMA copies one frame to one or several contiguous buffers
 - Exploits that many Ethernet frames are small
 - So can receive more frames potentially with less buffer memory



Computer Basics

• Hardware

- Single-core CPU, with load/store interface
- Memory controller and memory
- Instructions: load/store, arithmetic, branches, etc.
- CPU registers, both general purpose and special
- Floating Point Unit (FPU), an arithmetic co-processor
- Interrupts, **DMA**


Software


- Event-oriented scheduler
- ISRs as top handler and bottom events
- Device drivers:
 - Reading and writing mmio registers
 - Leveraging DMA transfers

Where is the potential performance bottleneck?

Memory Wall

- A major performance factor today
 - With latencies well over 100 cycles
 - In certain NUMA architecture, latency can be over a 1000 cycles






Introduce a cache, with cache line transfers from/to memory.

- better bus usage (burst mode)
- faster access time (local memory)
 - L1, latency around a few cycles
 - L2, latency around a dozen cycles
 - L3, latency around a hundred cycles


WARNING:

Multi masters is delicate Requires the ability to clean and invalidate caches




Solution:

- Software must write CPU registers to memory → L1
- Software must clean L1 and L2 cache
- Software must wait until updates have reached the POC Point of Coherency is the DDR in this case
- Software must inform device that it can start its DMA Reading and writing mmio registers




Point of Coherency is the L3 cache in this case



- Software must invalidate the L1 & L2 cache Invalidate! DO NOT CLEAN
- Software must make sure to read from memory (volatile variable)

Race condition:

- Follow a master/slave interaction
- Otherwise how do you know where and when a device issues a DMA



Caveat:

So all updates to the entire cache line are lost!

Allocate your C structures carefully!

Computer Basics

• Hardware

- Single-core CPU, with load/store interface
- Memory controller and memory
- Instructions: load/store, arithmetic, branches, etc.
- CPU registers, both general purpose and special
- Floating Point Unit (FPU), an arithmetic co-processor
- Interrupts / DMA
- Caches

Software

- Event-oriented scheduler
- ISRs as top handler and bottom events
- Device drivers

Question:

Do we have something useful?

Of course we do!

For completeness:

Let's discuss threads and processes

Computer Basics – Threads

• Threads are virtualizing cores

- A context in memory
 - A set of CPU registers,
 - A set of FPU co-processor registers
 - Maybe other things such as thread-local variables
- A stack in memory
 - Used for stack frames

Thread scheduling

- Multiple threads can be scheduled on a single core
 - Notice that a process is not required
 - Threads share the same physical memory
- It is mostly about a programming model choice
 - Later, 30 years later, it became a way to exploit multicore...

Stack

main

foo()

bar()

Eax Ebx

E_CX

Edx

Esi Edi

Ebp Esp

.foo

push %ebp mov %ebp,%esp sub %esp,#0x10

<foo code>

mov %esp,%ebp pop %ebp ret

• Processes are virtualizing machines

- One or more threads ← Virtualizing cores
- Virtual memory ← Virtualizing physical memory
- Signals ← Virtualizing traps and interrupts

• Processes for several reasons

- Memory isolation (safety, separation of concerns)
- Security (access rights)
- Paging (virtual memory larger than physical)
- Management concept (kill, resource accounting)

- Processes require specific hardware support
 - Memory Management Unit (MMU)
 - Architected Translation Look-aside Buffer (TLB)
 - Architected page tables with TLB
 - Processor modes
 - Privileged instructions vs non-privileged
 - Traps
- Traps vs Interrupts
 - A trap occurs as a side effect of the execution of an instruction
 - Corresponds to exception conditions
 - Such as arithmetic overflows, page faults, or violations of memory-access priviledges
 - Interrupts are caused by the occurrence of external events
 - Interrupts are not related to the execution of specific instructions
 - Interrupts are typically generated by controllers or subsystems like the timer

- A process is a complete virtual machine
 - Privileged processes Kernel mode with MMU turned on
 - Unprivileged processes User mode with MMU turned off
- Privileged process
 - See the processor cores
 - Full set of registers
 - Full set of instructions
 - See virtual memory instead of physical memory
 - Full 32bit or 64bit address space
 - See devices
 - Full access to mmio registers
 - Full access to interrupt vector

- Non-privileged process
 - See the processor cores
 - Full set of registers
 - Full set of instructions minus the privileged ones
 - The **syscall** instruction as a gate to the privileged world
 - See virtual memory instead of physical memory
 - Full 32bit or 64bit address space
 - Cannot change its own virtual memory mapping
 - Usually does not see device directly
 - mmio registers are not mapped in the address space
 - interrupt and trap vector are not mapped in the address space

Conclusion

• A slow co-design over 40 years

- To invent the future, one must know the past
 - Concepts have been invented for something, in a given context
 - Then the context evolves, but concepts remain, resisting change
 - This is especially true of operating systems because they are the foundation
- Avoid being religious
 - There is no point, software and hardware are about building tools
 - Like tools, there are many shapes that correspond to many usage
 - Avoid being a Linux bigot and bash Windows
 - Avoid promote C over everything else
- Who knows what the next generation operating system will be like...
 - Microkernels were supposedly flawed Mac-OS relies on one
 - Java was just good for Applet Android is based on Java
 - So many more examples...