Cache Coherence

Cache 일관성

Shared address space

- modern processors replicate memory in local cache



→ need to coordinate such shared data (local copy)

- multiple copies can easily become inconsistent
  → due to write on local copy
- to guarantee consistency, one need to coordinate it.
  → 즉, reading out value == last value written by any processor





(다양한 policy 존재)

sequential consistency

: 이벤트 간의 인과관계만 생각하는 것

- All data access = executed atomically, in some sequential order
- consistency를 위해서 임의로 sequential order를 설정할 수 있다
  last write = read
  - ex

physical timeline 무시됨



이게 sequentially consistent 되려면

W(Y,A) → R(Y) = A → W(Y,B) → R(Y) = B

즉, each variable must have only single value at a time

write 일어나고 나면 이전 값은 가질 수 없음

Approaches to Cache Coherence

Hardware
: Cache implements coherence protocols to ensure global consistency

Software
- compiler / runtime support
- must be conservative (보수적, 안전하게) to be safe
  - memory aliasing 주의

memory aliasing
: one physical address space has multiple virtual addresses



shared memory 주의

on single CPU
: I/O device with DMA data transfer



Copy 안함

① when DMA write
- DMA write 하기전에 Memory와 cache data 일치.
- If write on cache, flush back to Memory
  ⋮
  stored data (old data)
  old data가 Main Memory overwritten 방지

② when cache write
- DMA transfer from buffer to cache 시
  stale data transfer하지 않음

Solution
① CPU writes using uncached stores
② OS makes pages containing shared buffer as uncached
   or DMA transfer 할때만 uncache 하도록 함
   DMA가 자주 frequent 하면 성능저하 bottleneck 발생
③ explicit flush/invalidate before DMA transfer