

HW HW #5

chapter 6

2019/1/65

Sim Eunyeong

Introduction

Multiprocessor	: Computer system with at least 2 processors (\leftrightarrow uniprocessor)
Parallelism	<p>(a) Task level parallelism (Process level parallelism) ^{Just Parallel} : Utilizing multiple processors by running ^(different task) independent program simultaneously</p> <p>(b) <u>Parallel processing program</u> ^{DP} (same task, different data) : single program that runs on multiple processors simultaneously</p>
Cluster	: set of computers connected <u>over local area</u> that function as single large multiprocessor
Multicore microprocessor	: A microprocessor containing <u>multiple processors (cores)</u> in single integrated circuit
SMP <u>Shared Memory Multiprocessor</u>	: shared memory multiprocessor = parallel processor with <u>single shared memory</u>
Shared Mem. Parallel	

Parallel Programming

- Parallel programming need to get **significant performance improvement**
 eh? 2명이 40% 향상 시켰는데 40% 향상하기 쉬운!

Considerations

- ① data / task decomposition
- ② coordination (balancing node --- minimize waiting)
- ③ communication overhead (shouldn't be larger than computation)

Amdahl's Law

↓
 rule that
 performance enhancement
 possible with given improvement
 is limited by
 amount that program
 feature is sequential

: Sequential part can limit speed up

- ① Execution time after improvement

$$T_{\text{new}} = T_{\text{CP}} / N + T_{\text{CS}} \quad \text{per process}$$

$$\textcircled{2} \text{ Speed-up} = T_{\text{CS}} / \{ (T_{\text{CS}} - T_{\text{CP}}) + T_{\text{CP}} / N \}$$

$$= 1 / \{ (1 - \text{fraction}) + \text{fraction} / N \}$$

- ex) Speed-up = 90 Improvement = 100 (N)

$$90 = 1 / \{ (1 - f) + f / 100 \}$$

(Parallel) $f = 0.999$ fraction time affected

To achieve speed up for 90 → 100 processors,
 sequential percentage can only be 0.1%

$$(1 - f) + f / N$$

Parallel Programming (Cont.)

Scaling

Example 1

* assume scalar Addition can't be parallelized

- Sum of 10 scalars
- Sum of 10x10 matrix

↓ scalability

Time to add two elements
↓

① single processor $\rightarrow T_{\text{time}} = (10 + 100) * t_{\text{add}} = 110 * t_{\text{add}}$

② 10 processors $\rightarrow T_{\text{time}_{10}} = 10 * t_{\text{add}} + (100/10) * t_{\text{add}}$

$5.5 = 1/10 * (10 + 100) = 11 * t_{\text{add}}$ (ideal: $1 * t_{\text{add}}$)

③ 100 processors $\rightarrow T_{\text{time}_{100}} = 10 * t_{\text{add}} + (100/100) * t_{\text{add}}$

$10 = 1 / (1/100 + 1/10) = 11 * t_{\text{add}}$ (ideal: $1 * t_{\text{add}}$)

* speed up

$= 1 / \{ (1/P) + (P/N) \}$

Example 2

- Sum of matrix 100x100

$\frac{10000}{100} = 100.1$

① single processor $\rightarrow T_{\text{time}_1} = (10 + 10000) * t_{\text{add}}$

② 10 processors $\rightarrow T_{\text{time}_{10}} = 10 * t_{\text{add}} + 10000/10 * t_{\text{add}}$
 $= 1010 * t_{\text{add}}$ (ideal: $100.1 * t_{\text{add}}$)

③ 100 processors $\rightarrow T_{\text{time}_{100}} = 10 * t_{\text{add}} + 10000/100 * t_{\text{add}}$
 $= 110 * t_{\text{add}}$ (ideal: $100.1 * t_{\text{add}}$)

→ Problem size fix API는 process 개수를 늘리는 것



Strong scaling

: Problem size fixed (작업의 크기를 그대로 두고 Multiprocessor 환경에서 성능 개선)
 (문제 크기는 그대로)



Weak scaling

: Problem size proportional to number of processors

즉, constant performance (processor 당 성능이 일정하게 유지되는 것...)

→ Process & problem size

SISD, SIMD, MIMD, SPMD, Vector

Classification

		Data Streams ★	
		Single	Multiple
Instruction Streams	Single	<u>SISD</u> Intel Pentium 4	<u>SIMD</u> SSE Instructions of x86
	Multiple	<u>MISD</u> No examples today	<u>MIMD</u> Intel Xeon e5345

• SPMD: Single Program Multiple Data

- Conditional code for different processors

← MIMD of 4 processors

SIMD

MISD

MISD

MIMD

SPMD

• parallelism on independent data

• Use vector register

- highly pipelined function units

- reduce instruction-fetch bandwidth

vector elements independent

Vector

- simplify data-parallel programming

- vector elements are independent data data hazards check X

- regular access patterns

→ 이 부분이 다른 vector element 들이 configuration very efficient

- Avoid Control Hazard

→ Because no loops to element-wise operation

```

• Conventional MIPS code
loop:  l.d  $f0,a($sp)      ;load scalar a
      addiu r4,$s0,#512   ;upper bound of what to load
      l.d  $f2,0($s0)     ;load x(i)
      mul.d $f2,$f2,$f0    ;a x x(i)
      l.d  $f4,0($s1)     ;load y(i)
      add.d $f4,$f4,$f2    ;a x x(i) + y(i)
      s.d  $f4,0($s1)     ;store into y(i)
      addiu $s0,$s0,#8     ;increment index to x
      addiu $s1,$s1,#8     ;increment index to y
      subu  $t0,r4,$s0     ;compute bound
      bne  $t0,$zero,loop ;check if done

• Vector MIPS code
      l.d  $f0,a($sp)      ;load scalar a
      lv   $v1,0($s0)      ;load vector x
      mulvs.d $v2,$v1,$f0  ;vector-scalar multiply
      lv   $v3,0($s1)      ;load vector y
      addv.d $v4,$v2,$v3   ;add y to product
      sv   $v4,0($s1)      ;store the result
    
```

→ DAXPY

: double precision

ax x plus y

data-level parallelism

Vector processors

Vector (S) Scalar

SISD, SIMD, MIMD, SPMD, Vector

SIMD

: Operate element wise on vectors of data

- All processors do different data를 가지고 Same operation을
- reduced instruction control hardware
- DP applications에 적합

Vector @ MMX
(Single Media Extension)

Hardware Multithreading

Hardware Multithreading

: Increasing utilization of processor by switching to another when one thread is stalled

→ processor의 자원을 효율적으로 사용

Thread

: light-weight process ✓

- PC, register state, stack

- share single address space (share process)

← Fast switching

Process

: include one or more threads, address space, OS stack...

← slow switching

Fine-grain Multithreading

• switch thread after each clock (each instruction)

• Interleave instruction execution

• If one thread stalls, others are executed

→ stall은 다른 thread의 실행을 방해하지 않음!
2명도 stall 없이 interleaved!

Coarse-grain Multithreading


• only switch on long stall

like low-level cache miss

Simultaneous Multithreading

Simultaneous Multithreading (SMT)

: 각 코어가 실행 중인 코드를 동적으로 선택한 microarchitecture



SMP
SMT
Simultaneous Multithreading

long stall

long stall → switch

clock cycle stall

Microarchitecture가 다르기 때문에 simultaneous

Multicore · Other Shared Memory Multiprocess.

Shared Memory Multiprocessor


SMP

: Shared Memory Multiprocessor

- HW provides single physical address space for all processes
- synchronize shared variables using locks
- Memory access time

✓ - UMA : uniform Memory Access

✓ - NUMA : Non-Uniform Memory Access



Synchronization : Process of coordinating behavior of two or more processes

lock : Synchronization tool. allowing only 1 access to data at time!

Multicore · Other Shared Memory Multiprocessors.

Example

: Sum 64K numbers on 64 processor UMA

- Partition 1K numbers per processor

```
sum[Pn] = 0;
for (i = 1000*Pn;
     i < 1000*(Pn+1); i += 1)
    sum[Pn] += A[i];
```

← different partition?

*API

(Application Program Interface)

- Need to add local sums → processes data structure and return single value
- use Reduction ... use divide n conquer

half = 64;
do

UMA
 synch();

if (half%2 != 0 && Pn == 0)

sum[0] += sum[half-1];


/* Conditional sum needed when half is odd; ★

Processor0 gets missing element */

half = half/2; /* dividing line on who sums */

if (Pn < half) sum[Pn] += sum[Pn+half];

while (half > 1);



Bonus HWHW

Introduction to Graphics Processing Units

GPU

: Graphic Processing Units

GPU Architecture

- highly data parallel
- Use thread switching to hide memory latency
- Memory : wide / high-bandwidth
↳ 많이 transfer 할 수 있는 데이터 많다!
- General purpose GPUs
- heterogeneous CPU/GPU systems
parallel code
sequential code

NVIDIA Tesla

- Multiple SIMD processors, each as shown:

