


# Cache Coherence

Cache 일관성

## Shared address space

- modern processors replicate memory in local cache





→ need to coordinate such shared data (local copy)

- multiple copies can easily become inconsistent

→ due to write on local copy

- to guarantee consistency, one need to coordinate it.

→ 즉, reading at value == last value written by any processor



(다양한 Policy 존재)

## sequential consistency


: 이벤트 간의 인식관계만 생각하는 것

• All data access = executed atomically, in some sequential order

• consistency를 위해 모든 sequential order를 보장할 수 있다

last write = read

- (A)





Physical function wrong

only sequentially consistent ordering

$W(Y, A) \rightarrow R(Y) = A \rightarrow W(Y, B) \rightarrow R(Y) = B$

즉, each variable must have only single value at a time  
write 한번만 하는 이전 같은 가설이 없음

# Approaches to Cache Coherence

Hardware	: cache implements coherence protocols to ensure global consistency
Software	<ul style="list-style-type: none"> <li>• compiler / runtime support</li> <li>• must be conservative (pessimistic) to be safe                             <ul style="list-style-type: none"> <li>- memory aliasing                                     <ul style="list-style-type: none"> <li>memory aliasing is one physical address space has multiple virtual addresses</li> </ul> </li> </ul> </li> </ul>
memory aliasing	
on single CPU	<p>: I/O device with DMA data transfer</p>  <ol style="list-style-type: none"> <li>① when DMA write                             <ul style="list-style-type: none"> <li>- DMA write bypasses memory to cache data is</li> <li>- If write on cache, flush back to memory</li> <li>- stale data (old data)</li> <li>- old data in Main Memory overwritten</li> </ul> </li> <li>② when cache write                             <ul style="list-style-type: none"> <li>- DMA transfer from buffer to cache is stale data transfer</li> </ul> </li> </ol>
Solution	<ol style="list-style-type: none"> <li>① CPU writes using uncached stores</li> <li>② OS makes pages containing shared buffer as uncached                             <ul style="list-style-type: none"> <li>DMA transfer bypasses write buffer</li> <li>DMA is frequent and high bottleneck</li> </ul> </li> <li>③ explicit flush/invalidate before DMA transfer</li> </ol>