


## CSE 331 Computer Organization Project 3 R-Type Single Cycle Mips with Structural Verilog

1. module mips32(instruction,clock,result);



Mips32 is the top level entity. Mips32 module takes two inputs and one output parameters. Firstly mips\_register module is called so register module convert 32 bit  $R_A$  and  $R_B$  then these are sent to alu32 module to process right operation and get the result. Alu32 uses three select bits for 8x1 mux. It must take ALUOP bits. Control Unit module is wrote for that need. It takes 5 bit function code from the instruction then it gives an output 3 bits for select bits of alu32.

After the result output from the alu32, for controlling the sltu signal, there is concatane module. It takes a most significant bit of the result and 0 for input and then that module concatane them. After that operation, 2x1 mux is used for set less than operation. It takes two input, for 1 input is concatane module's output, for 0 input is result output from the alu32 module. Mux that is talked about, uses

a selection bit for sltu instruction. There is a control signal for that from the control unit.

```
2.module mips_registers( read_data_1, read_data_2, write_data, read_reg_1,
read_reg_2, write_reg, signal_reg_write, clk );
```

mips\_register module is wrote for taking an adress for the rs,rt and rd than assign them their values from the register.mem file.

read\_data\_1 and read\_data\_2 is output for rs and rt.

Write\_data is output for rd.

read\_reg\_1, read\_reg\_2, write\_reg are addresses of rs ,rt and rd.

Signal\_reg\_write is a signal for writing the content of the result to rd register's adress.If the signal is 1 and write address is not \$zero(00000),data can write there.

```
3.module control_unit(select_bits_ALU,
function_code,Shamt_signal,sltu_signal,selectbit_sr);
```

Control unit module is designed to generate 3 bit select for alu32.It takes 5 bit function code from the instruction (instructin[0:5]) then it convertes them to 3 bit with using and or gates.Also it generates a shamt\_signal and sltu\_signal and selectbit\_sr.These are control signals.

shamt\_signal : it checks the function code belongs to srl instruction or sll.If it is srl or sll shamt\_signal is 1 otherwise it is 0.


sltu\_signal : it checks the function code belongs to sltu instruction.If it is sltu sltu\_signal is 1, otherwise it is 0.

selectbit\_sr : This signal is always 0.

```
4. module concatane_32_bit (A,B,S);
```


Concatane module is takes a zero bit and one bit to concatane.Result is 32 bit. For that used and gates.

```
5. module extend_shamt(shamt,extend_bit,S);
```




Module is designed for extend the 5 bit shamt with zero bit.S is the 32 bit output.

6. module alu32(ALUOP,A,B,C,V,Z,Y,shiftSig);



Alu32 module is designed for the assignment2. There is one difference between new alu32 is shiftSig input for controlling the shift amount for srl. Because before design there was a sra operation. Now instruction is srl and change is needed. There is a 2x1 mux for that. mux is select a select bit for shift right logic module. If the shiftSig is 1 select bit is 1, if it is 0 it is 0.

Also alu32 module's inputs are selected with the shamt signal. If the signal is 1 First mux is select rt instead of rs. Second mux is select 32 shamt if the signal is one.



Mux is shown above was design for the assignment 2, now the same 8x1 mux is used. Additionally, there are 10 R type instruction's results for input. There is no change.

 Transcript

[illegible]