

Memory in xilinx artix7 FPGA

RAM vs ROM

RAM: read and write

ROM: read only


- IP core memory related
 - Block(used more often) vs Distribute
- IO ports
 - clk, enable, read/write
 - BUS
 - address(determine which "word" in Memory)
 - data (read/write the "word" from/to Memory)
- Tips
 - specify the type of "device" in vivado project before using IP cores.



Using IP core: Block Memory(1)

Using the **IP core 'Block Memory'** of Xilinx to implement the Data-memory.





Import the **IP core** in vivado project

- 1) in "PROJECT MANAGER" window click "IP Catalog"
- 2) in "IP Catalog" window
 - > Vivado Repository
 - > Memories & Storage Elements
 - > RAMs & ROMs & BRAM
 - > Block Memory Generator




Using IP core: Block Memory(2)

Step3: Customize the IP core

- set name(component name), type(RAM/ROM)
- set features of the ROM(width and depth), operation mode and register output
- · set initial file

Step4: Generate the IP core, then it will be added to vivado project automatically










Customize RAM IP core (1)




In **Basic** configuration page:

- 1) Specify the "Memory Type" as "Single Port RAM"
- 2) Specify the
 "componet name",
 here is "RAM"

NOTE: the component name could be any string except the keyword in vivado and verilog



Customize RAM IP core (2)



3) PortA Options settings:

> Data read and write bit width:

32 bits (4Byte)

- Write/Read Depth: 16384 (64KB)
- NOTE: Both width and depth configurations here are just a demo, need to be determined by designer
- > Operating Mode: Write First
- > Enable Port Type: Always Enabled
- PortA Optional Output Registers: NOT SET





Customize RAM IP core (3)

4) Other Options settings:

- > 1. When specifying the initialization file for customize the RAM on the 1st time, the IP core RAM just customized WITHOUT initial file and corresponding path, so set it to no initial file when creating RAM.
- > 2. After the RAM IP core created
 - > 2-1. COPY the initialization file dmem32.coe to projectName.srcs/sources_1/ip/ComponentName. ("projectName.srcs" is under the project folder, "componentName" here is 'RAM')
 - > 2-2. Double-click the newly created RAM IP core, **RESET** it with the **initialization file**, select the dmem32.coe file that has been in the directory of projectName.srcs/sources 1/ip/RAM.





NOTE: "dmem32.coe" here is just a demo, the coe file need to be generated by the designer



Design Module With Memory IP Instanced

After the generation of the IP core, it would be added as a module to the **Design sources** of the current project.

Instance the IP core as the other modules in verilog, bind its ports.



A demo is given on the following pictrure:

```
BRAM PORTA
                                                                       addra[13:0]
//Create a instance of RAM(IP core), binding the ports
                                                                       clka
RAM ram (
                                                                       dina[31:0]
                                                                       douta[31:0]
    .clka(clk),
                                     // input wire clka
                                                                       wea[0:0]
    .wea(memWrite),
                                   // input wire [0 : 0] wea
    .addra(address[15:2]), // input wire [13:0] addra
    .dina(writeData),
                                     // input wire [31 : 0] dina
                                     // output wire [31:0] douta
    .douta(readData)
```



Function Verification by simulation

```
//The testbench module for dmemory32
module ramTb( );
reg clock = 1'b0;
reg memWrite = 1'b0;
reg [31:0] addr = 32'h0000 0010;
reg [31:0] writeData = 32'ha000 0000;
wire [31:0] readData;
dmemory32 uram
            (~clock,memWrite,addr,writeData,readData);
always #50 clock = ~clock;
initial fork
         memWrite = 1'b1;
  #120
  #200
           writeData = 32'h0000 00f5;
  #400
          memWrite = 1'b0:
  // ... to be completed
join
endmodule
```

NOTE:

Using bind port with name is Suggested!!

- 1) Set "memWrite" to 1'b0 means to read the data from the RAM unit identified by "addr".
- 2) Set "memWrite" to

 1'b1 and "writeData" to

 0x0000_00f5 which


 means to write data

 0xa000_00f5 to the RAM

 unit identified by "addr".



Function Verification by simulation continued




NOTE: The bit width of each row of data in the COE file is consistent with the read and write bit width set in RAM settings.

e.g. the bitwidth of (007f2812) in hexdecimal is 32 which is same with "the read and write bit width" set in RAM settings



Customize Memory IP core(ROM) (1)







Instance the IP core (ROM)

```
// instance the IP core in verilog

prgrom instmem(
    .clka(clock),
    .addra(PC[15:2]),
    .douta(Instruction)
);
```








The Function Verification of "prgrom"

NOTE: The bit width of each row of data in the COE file is consistent with the read and write bit width set in ROM settings. e.g. the bitwidth of (007f2812) in hexdecimal is 32 which is same with "the read and write bit width" set in ROM settings





TIPs

- Supplementary explanation on the addresses used for RAM and ROM instantiation in this courseware:
 - In standard 32-bit CPUs and computer architectures, memory is addressed in bytes, and to improve efficiency, the basic unit of CPU access to storage units is 4 bytes. Therefore, when accessing this storage module for read and write, the address used is a multiple of 4. (as the demo shown in this slides) (The above is the knowledge involved in the composition principles of the next semester)
 - In your project this semester (if needed), this standard can be temporarily ignored. You can design the basic unit bit width for storage units and the bit width for accessing data by yourself
- 补充说明: 本课件中 关于 RAM 和 ROM 实例化时使用的地址的补充说明
 - 在标准的32位CPU以及计算机架构中,存储器是以字节为单位进行编址,而为提高效率, CPU访问存储单元的基本单位是4字节,因此针对这块存储模块进行读写访问时,使用 的地址为4的倍数。(以上为下学期组成原理所涉及知识)本节使用的编址方式即为这种。
 - 在本学期同学们的project中,如果有需要使用存储类的IP核,可以暂时不参考这种标准,你可以自行设计存储单位的基本单元位宽和访问数据的位宽。