

## 1 A very low drop voltage regulator

Datasheet - production data



#### **Features**

- Input voltage from 2.6 to 16 V
- Very low-dropout voltage (500 mV max. at 1 A load)
- Low quiescent current (200 µA typ. @ 1 A load)
- Available in 1% precision in PPAK and DFN6 packages, 2% in DPAK
- 1 A guaranteed output current
- Wide range of output voltages available on request: adjustable from 0.8 V, fixed up to 12 V in 100 mV steps
- Logic-controlled electronic shutdown
- Power Good (PPAK and DFN packages)
- Fast dynamic response to line and load changes
- Internal current and thermal protections
- Temperature range: -40 °C to 125 °C

### **Applications**

- Computer and laptop
- Battery-powered equipments
- Industrial and medical equipment
- Consumer and set-top box

### **Description**

The LDF is a fast, very low drop linear regulator which operates from an input supply voltage in the range of 2.6 V to 16 V.

It is available in fixed and adjustable output voltage versions, from 0.8 V to 12 V.

The LDF features are: high output precision, very low-dropout voltage, low noise, and low quiescent current, therefore suitable for low voltage microprocessors and memory applications.

Enable logic control pin and power-good output are featured on PPAK/DFN packages.

Current and thermal protection are provided.


C	$\boldsymbol{\wedge}$	n	4	Δ	n	+	c
	LJ			_			

1	Block d	iagram		3
2	Pin con	figuration		4
3	Typical	application	on	5
4			ım ratings	
5			teristics	
6	Applica	tion infor	mation	11
	6.1		capacitors	
		6.1.1	Input capacitor	11
		6.1.2	Output capacitor	11
	6.2	Output vo	oltage setting for ADJ version	11
	6.3	Enable p	in operation	11
	6.4	Power G	oodboo	11
7	Typical	character	istics	12
8	Package	e informa	tion	16
	8.1	DFN6 (3)	(3) package information	16
	8.2	DFN6 (3)	(3) packing information	18
	8.3	DFN6 (2)	(2) package information	20
	8.4	DFN6 (2)	(2) packing information	23
	8.5	PPAK pa	ckage information	24
	8.6	DPAK pa	ckage information	26
	8.7	PPAK an	d DPAK packing information	29
9	Orderin	g informa	tion	31
10	Revisio	- n historv		32
	_	,		_

LDF Block diagram

# 1 Block diagram

Figure 1: Block diagram (generic version)



Pin configuration LDF

# 2 Pin configuration

Figure 2: Pin connection (top view)




Table 1: DPAK, PPAK pin description

Pin	Pin n°		Function
PPAK	DPAK	Symbol	Function
5	ı	ADJ/PG	For adjustable versions: error amplifier input pin For fixed versions: power-good output
2	1	Vin	Input voltage
4	3	Vout	Output voltage
1	-	EN	Enable pin logic input: low = shutdown, high = active
3	2	GND	Ground
TAB	TAB	GND	Ground

Table 2: DFN6-2x2 and 3x3 pin description

Pin n°	Symbol	Function
2	ADJ/NC	For adjustable versions: error amplifier input pin For fixed versions: not connected
6	V <sub>IN</sub>	Input voltage
1	V <sub>OUT</sub>	Output voltage
5	EN	Enable pin logic input: low = shutdown, high = active
3	PG	Power-good output
4	GND	Ground
Exposed pad	GND	Ground

LDF Typical application

# 3 Typical application

Figure 3: Fixed versions





Figure 4: Adjustable versions (PPAK and DFN6 packages only)



## 4 Absolute maximum ratings

**Table 3: Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
Vin	DC input voltage	- 0.3 to 20	V
V <sub>OUT</sub>	DC output voltage	- 0.3 to V <sub>IN</sub> + 0.3	V
VEN	Enable input voltage	- 0.3 to V <sub>IN</sub> + 0.3	V
V <sub>ADJ</sub>	ADJ pin voltage	-0.3 to 2	V
$V_{PG}$	PG pin voltage	- 0.3 to V <sub>IN</sub> + 0.3	V
I <sub>LOAD</sub>	Output current	Internally limited	mA
PD	Power dissipation	Internally limited	mW
T <sub>STG</sub>	Storage temperature range	- 65 to 150	°C
Тор	Operating junction temperature range	- 40 to 125	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4: Thermal data

Symbol	Parameter		Value				
Symbol	rarameter	PPAK	DPAK	DFN6-2x2	DFN6-3x3	Unit	
RthJA	Thermal resistance junction-ambient	100	100	65	55	°C/W	
RthJC	Thermal resistance junction-case	8	8	6.5	10	°C/W	

LDF Electrical characteristics

## 5 Electrical characteristics

 $T_J=25~^{\circ}C,~V_{IN}=V_{OUT(NOM)}+1~V,~C_{IN}$  = 1  $\mu\text{F},~C_{OUT}$  = 2.2  $\mu\text{F},~I_{LOAD}$  = 10 mA,  $V_{EN}$  = 2 V, unless otherwise specified.

Table 5: LDF (fixed versions) electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Vin	Operating input voltage		2.6		16	٧	
	V <sub>OUT</sub> accuracy, PPAK	$V_{OUT} + 1 V (1) \le V_{IN} \le 16 V$ $I_{LOAD} = 10 \text{ mA}$	-1		1	%	
Vouт	and DFN6 versions	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A T <sub>J</sub> = -40 to 125 °C	-1.5		1.5	%	
.,	V <sub>OUT</sub> accuracy, DPAK	$V_{OUT} + 1 \ V \ ^{(1)} \le V_{IN} \le 16 \ V$ $I_{LOAD} = 10 \ mA$	-2		2	%	
Vouт	version	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A T <sub>J</sub> = -40 to 125 °C	-3		3	%	
		$V_{OUT} + 1 \ V^{(1)} \le V_{IN} \le 16 \ V$		0.01			
ΔV <sub>OUT</sub>	Static line regulation	$V_{OUT} + 1 \ V \stackrel{(1)}{=} \le V_{IN} \le 16 \ V$ $T_{J} = -40 \text{ to } 125 \ ^{\circ}\text{C}$			0.04	%V	
		10 mA ≤ I <sub>LOAD</sub> ≤ 1 A		0.2			
ΔV <sub>OUT</sub>	Static load regulation	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A T <sub>J</sub> = -40 to 125 °C			0.6	%/A	
V <sub>DROP</sub>	Dropout voltage (2)	I <sub>LOAD</sub> = 1 A -40 °C < T <sub>J</sub> < 125 °C		200	500	mV	
		ON mode: $V_{EN} = 2 \text{ V}$ $I_{LOAD} = 10 \text{ mA to 1 A}$ $T_J = -40 \text{ to } 125 \text{ °C}$		200	800		
Iq	Quiescent current	OFF mode: V <sub>EN</sub> = GND, PPAK and DFN versions		30		μΑ	
		OFF mode: V <sub>EN</sub> = GND, PPAK and DFN versions -40 °C < T <sub>J</sub> < 125 °C			120		
Isc	Short-circuit current	V <sub>IN</sub> > 3 V		1.5		Α	
\/	Enable input logic low	V <sub>IN</sub> = 2.6 V to 16 V			0.8	V	
V <sub>EN</sub>	Enable input logic high	-40 °C < T <sub>J</sub> < 125 °C	2			V	
I <sub>EN</sub>	Enable pin input current	$V_{EN} = V_{IN}$		5	10	μΑ	
	Power-good output	Rising edge		0.92*V <sub>OUT</sub>			
PG	threshold	Falling edge		0.8*Vоит		V	
	Power-good output voltage low	Isink = 6 mA open drain output		0.4			



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
SVR Supply voltage		V <sub>IN</sub> = 4.5 V +/- 0.5 V <sub>RIPPLE</sub> f = 120 Hz V <sub>OUT</sub> = 3.3 V		60		40
SVK	rejection	V <sub>IN</sub> = 4.5 V +/- 0.5 V <sub>RIPPLE</sub> f = 120 Hz to 100 kHz V <sub>OUT</sub> = 3.3 V		45		dB
e <sub>N</sub>	Output noise voltage	Bw = 10 Hz to 100 kHz, ILOAD = 100 mA COUT = 2.2 µF		45		µV <sub>RMS</sub> /Vout
T <sub>SHDN</sub>	Thermal shutdown			170		Ŝ
ISHDN	Hysteresis			10		

#### Notes:

 $<sup>^{(1)}</sup>$  For Vout < 1.6 V; V<sub>IN</sub> = 2.6 V.

 $<sup>^{(2)}</sup>$  Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.6 V.

LDF Electrical characteristics

 $T_J=25~^{\circ}C,~V_{IN}=V_{OUT(NOM)}$  + 1 V,  $C_{IN}$  = 1  $\mu F,~C_{OUT}$  = 2.2  $\mu F,~I_{LOAD}$  = 10 mA,  $V_{EN}$  = 2 V, unless otherwise specified.

Table 6: LDF (adjustable version) electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Vin	Operating input voltage		2.6		16	V	
	Reference voltage	V <sub>IN</sub> = V <sub>OUT</sub> +1 V (1)		0.8		V	
$V_{ADJ}$	Reference voltage	$V_{OUT} + 1 V^{(1)} \le V_{IN} \le 16 V$ $I_{LOAD} = 10 \text{ mA}$	-1		1	%	
	tolerance	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A T <sub>J</sub> = -40 to 125 °C	-1.5		1.5	70	
		$V_{OUT} + 1 \ V \stackrel{(1)}{\le} V_{IN} \le 16 \ V$		0.01			
ΔV <sub>OUT</sub>	Static line regulation	$V_{OUT}+1 \ V^{(1)} \le V_{IN} \le 16 \ V$ $T_{J} = -40 \ to \ 125 \ ^{\circ}C$			0.04	%V	
ΔVουτ	Static load regulation	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A		0.2	%/A		
	regulation	10 mA ≤ I <sub>LOAD</sub> ≤ 1 A T <sub>J</sub> = -40 to 125 °C		0.2	0.6		
V <sub>DROP</sub>	Dropout voltage (2)	Vout fixed to 2.5 V, ILOAD = 1 A -40 °C < T <sub>J</sub> < 125 °C		200	500	mV	
		ON mode: $V_{EN} = 2 \text{ V}$ $I_{LOAD} = 10 \text{ mA to 1 A}$ $T_{J} = -40 \text{ to } 125 \text{ °C}$		200	800		
Ιq	Quiescent current	OFF mode: V <sub>EN</sub> = GND PPAK and DFN versions		30		μΑ	
		OFF mode: V <sub>EN</sub> = GND PPAK and DFN versions -40 °C < T <sub>J</sub> < 125 °C			120		
Isc	Short-circuit current	V <sub>IN</sub> > 3 V		1.5		Α	
V	Enable input logic low	V <sub>IN</sub> = 2.6 V to 16 V			0.8	V	
$V_{EN}$	Enable input logic high	-40 °C < T <sub>J</sub> < 125 °C	2			V	
len	Enable pin input current	V <sub>EN</sub> = V <sub>IN</sub>		5	10	μΑ	
	Power-good output	Rising edge		0.92*V <sub>ADJ</sub>			
PG	threshold	Falling edge		0.8*V <sub>ADJ</sub>		V	
	Power-good output voltage low	I <sub>SINK</sub> = 6 mA open drain output		0.4		-	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
SVD.	Supply voltage	V <sub>IN</sub> = 3 V +/- 0.5 V <sub>RIPPLE</sub> f = 120 Hz V <sub>OUT</sub> = 0.8 V		62		٩D	
SVR Supply voltage rejection	rejection	V <sub>IN</sub> = 3 V +/- 0.5 V <sub>RIPPLE</sub> f = 120 Hz to 100 kHz V <sub>OUT</sub> = 0.8 V		55		dB	
еи	Output noise voltage	B <sub>w</sub> = 10 Hz to 100 kHz I <sub>LOAD</sub> = 100 mA C <sub>OUT</sub> = 2.2 μF		50		µVRMS /Vout	
Taurau	Thermal shutdown			170		°C	
T <sub>SHDN</sub>	Hysteresis			10			

#### Notes:

 $<sup>^{(1)}</sup>$  For Vout < 1.6 V; Vin = 2.6 V.

 $<sup>^{(2)}</sup>$  Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.6 V.

## 6 Application information

### 6.1 External capacitors

The LDF voltage regulator requires external ceramic capacitors to assure the control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 25: "Stability plane ADJ (Cout, ESR)"* and *Figure 26: "Stability plane 3.3 V (Cout, ESR)"*. Input/output capacitors should be located as closer as possible to the relative pins.

#### 6.1.1 Input capacitor

An input capacitor, whose minimum value is 1  $\mu$ F, must not be located farther than 0.5" from the input pin of the device and returned to a clean analog ground.

#### 6.1.2 Output capacitor

Ceramic capacitors could be used on the output, provided that they must meet the minimum amount of capacitance and E.S.R. (equivalent series resistance) value required. 2.2 µF is suggested as minimum capacitance to guarantee the stability of the regulator. Anyway, other COUT values can be used according to the *Figure 25: "Stability plane ADJ (Cout, ESR)"* and *Figure 26: "Stability plane 3.3 V (Cout, ESR)"* showing the allowable ESR range as a function of the output capacitance. The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Besides, capacitor tolerance and temperature variation must be taken into account to assure the minimum amount of capacitance.

### 6.2 Output voltage setting for ADJ version

In the adjustable version, the output voltage can be set from 0.8 V up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, thus allowing remote voltage sensing.

The resistor divider could be selected by the following equation:

$$V_{OUT} = V_{ADJ} (1 + {R1}/{R2})$$
 with  $V_{ADJ} = 0.8 V(typ.)$ 

It is recommended to use resistors with values in the range of 10 k $\Omega$  to 100 k $\Omega$ . Lower values can also be suitable, but current consumption increases.

## 6.3 Enable pin operation

This pin can be used to turn OFF the regulator when it is pulled down, so to drastically reduce the current consumption. When the enable feature is not used, this pin must be tied to  $V_{\text{IN}}$  to keep the regulator output in ON state every time. To assure the proper operation, the signal source, used to drive the EN pin, must be able to swing above and below the specified thresholds listed in the electrical characteristics ( $V_{\text{EN}}$ ). The EN pin must not be left floating because it is not internally pulled down/up.


#### 6.4 Power Good


The LDF features an open drain PG pin to sequence either external supplies or loads and to provide fault detection. This pin requires an external resistor (R<sub>PG</sub>) to pull Power Good high when the output is within the power-good tolerance window. Typical values for this resistor range from 10 k $\Omega$  to 100 k $\Omega$ .




## 7 Typical characteristics


 $C_{\text{IN}} = C_{\text{OUT}} = 1~\mu\text{F},~V_{\text{IN}} = V_{\text{OUT}} + 1~V,~V_{\text{EN}}$  to  $V_{\text{IN}},~I_{\text{OUT}} = 10~\text{mA},~unless$  otherwise specified.











12/33





















































## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 8.1 DFN6 (3x3) package information


BOTTOM VIEW D2 EXPOSED PAD PIN 1 ID - **b** (6x) // 0.1 C A3 SEATING PLANE A1 c 0.08 C LEADS COPLANARITY E/2PIN 1 ID D/2-OP VIEW 7946637\_C

Figure 27: DFN6 (3x3) package outline

Table 7: DFN6 (3x3) mechanical data

Dim.	mm					
Dilli.	Min.	Тур.	Max.			
А	0.80		1			
A1	0	0.02	0.05			
A3		0.20				
b	0.23		0.45			
D	2.90	3	3.10			
D2	2.23		2.50			
E	2.90	3	3.10			
E2	1.50		1.75			
е		0.95				
L	0.30	0.40	0.50			

Figure 28: DFN6 (3x3) recommended footprint



# 8.2 DFN6 (3x3) packing information

Figure 29: DFN6 (3x3) tape outline




Figure 30: DFN6 (3x3) reel outline




Table 8: DFN6 (3x3) tape and reel mechanical data

Dim.	mm					
Dilli.	Min.	Тур.	Max.			
A0	3.20	3.30	3.40			
В0	3.20	3.30	3.40			
K0	1	1.10	1.20			

# 8.3 DFN6 (2x2) package information

Figure 31: DFN6 (2x2) package outline





Table 9: DFN6 (2x2) mechanical data

Table 3. bi No (2x2) medianical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.25	0.30	0.35	
D	2.00 BSC			
E	2.00 BSC			
е	0.65 BSC			
D2	1.45		1.70	
E2	0.85		1.10	
L	0.20		0.30	
K	0.15			
aaa	0.05			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.08			
N	6			

Figure 32: DFN6 (2x2) recommended footprint



#### Notes:

- 1) This footprint is able to ensure insulation up to 60 Vrms (according to CEI IEC 664-1)

8518828\_B

LDF Package information

# 8.4 DFN6 (2x2) packing information

Figure 33: DFN6 (2x2) reel outline




Table 10: DFN6 (2x2) tape and reel mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А			180	
С	12.8		13.2	
D	20.2			
N	60			
Т			14.4	
A0		2.4		
В0		2.4		
K0		1.3		
P0		4		
Р		4		

## 8.5 PPAK package information

Figure 34: PPAK package outline




Table 11: PPAK mechanical data

	mm			
Dim.	Min.	Тур.	Max.	
A	2.2		2.4	
A1	0.9		1.1	
A2	0.03		0.23	
В	0.4		0.6	
B2	5.2		5.4	
С	0.45		0.6	
C2	0.48		0.6	
D	6		6.2	
D1		5.1		
E	6.4		6.6	
E1		4.7		
е		1.27		
G	4.9		5.25	
G1	2.38		2.7	
Н	9.35		10.1	
L2		0.8	1	
L4	0.6		1	
L5	1			
L6		2.8		
R		0.20		
V2	0°		8°	

# 8.6 DPAK package information

Figure 35: DPAK package outline




Table 12: DPAK mechanical data

mm				
Dim.				
	Min.	Тур.	Max.	
Α	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1		5.10		
Е	6.40		6.60	
E1		4.70		
е		2.28		
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
(L1)		2.80		
L2		0.80		
L4	0.60		1.00	
R		0.20		
V2	0°		8°	




Figure 36: DPAK recommended footprint (dimensions are in mm)

Footprint\_0068772

LDF Package information

# 8.7 PPAK and DPAK packing information

Figure 37: PPAK and DPAK tape




Figure 38: PPAK and DPAK reel Т REEL DIMENSIONS 40mm min. Access hole At slot location В D С Tape slot in core for tape start 25 mm min. width G measured at hub Full radius

Table 13: PPAK and DPAK tape and reel mechanical data

AM08851v2

Таре		Reel			
Dim.	mm		Dim	mm	
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	Α		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40			·	
Т	0.25	0.35			
W	15.7	16.3			

LDF Ordering information

# 9 Ordering information

Different output voltage versions of the LDF available on request:

Table 14: Order code

Package				Output voltage (V)
PPAK	DPAK	DFN6-3x3	DFN6-2x2	Output voltage (V)
LDF18PT-TR				1.8
LDF25PT-TR				2.5
LDF33PT-TR	LDF33DT-TR			3.3
LDFPT-TR		LDFPUR	LDFPVR	ADJ

Revision history LDF

# 10 Revision history

**Table 15: Document revision history** 

Date	Revision	Changes
05-Dec-2013	1	Initial release.
12-Apr-2017	2	Updated Figure 14: "Enable pin current vs. temperature" and Section 8: "Package information".  Added Section 6.2: "Output voltage setting for ADJ version".  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

