## Lab 4 Report

## **Exercise 2**

Using the code from experiment 4 we use it to write a burst of reads and a burst of writes first session is gone in even increasing order second session is done in odd decreasing order

## NOTE: in the first session for the even location is done in increasing order

- S\_WRITE\_CYCLE: we write the 16 least significant bits of the address for the first 256 (from location 0 up to location 256k 2) even locations, and then when the address is equal to 18'h3FFFF, we disable the write and reset the address to 0, and go to the DELAY\_1 state:
- S DELAY 1: read data needs a delay, and update address by 18'd2, go to DELAY 2
- S DELAY 2: read data needs a delay, and update address by +18'd2
- S\_READ\_CYCLE: we compare the read data against the expected data making sure they match up, for the first 256k locations, then go to the DELAY\_3
- S\_DELAY\_3: read\_data needs a delay, checks to see if read data match up with expected data if true we set BIST\_mismatch to 1'b1, go to DELAY\_4
- S\_DELAY\_4: read\_data needs a delay, checks to see if read data match up with expected data if true we set BIST\_mismatch to 1'b1, set the address to go to 18'h3FFFF enable the write and go to S\_WRITE\_CYCLE\_2

## NOTE: in the second session for the odd location is done in decreasing order

- S\_WRITE\_CYCLE\_2: we write the 16 least significant bits of the address for the first 256k odd locations (going in decreasing order from 256k 1 down to location 1), and then when the address is equal to 18'd1, we disable the write and reset the address to 18'h3FFFF, and go to the DELAY 5 state
- S DELAY 5:read data needs a delay, and update address by -18'd2
- S\_DELAY\_6: :read\_data needs a delay, and update address by -18'd2
- S\_READ\_CYCLE\_2: we compare the read data against the expected data making sure they match up, for the first 256k locations, then go to the DELAY 7
- S\_DELAY\_7: read\_data needs a delay, checks to see if read data match up with expected data if true we set BIST\_mismatch to 1'b1, go to DELAY\_8
- S\_DELAY\_8: read\_data needs a delay, checks to see if read data match up with expected data if true we set BIST\_mismatch to 1'b1, go to S\_IDLE;