


Adding the Control Unit



MULTI CYCLE

5 instrⁿ

- fetch: get the steps for the current instruction and put them into the instruction register (IR)
- decode: retrieve registers values / decode instruction + sign-extend the operand (if it is a branch command)
- execute: do the required action on the ALU values retrieved by "decode"
 - R-type: ALU does AopB
 - Addressing memory (SW, LW)
- memory: R-type: result computed in the "execute" step is written to RD
SW: address computed in "execute" LW: "
- write back (only for load commands)
write to the registers

allows us to read the memory again while keeping the steps in the IR

first step $\Rightarrow 0$

allows us to fetch data after loading instrⁿ (second cycle)

