

a





Figure 2: Timing diagram for the memory processing design.

⑥



⑦

		1		0	
		init			
				A0	A7
				B3	B0
READA				R	C
COMP	READA			H	C
HALT				H	H