


⑥



4

si en est actif  
 $\Rightarrow$  var1  $\nearrow$

si in[center] = 1

out = in[8\*center : 8]

0000 0011  
 15 14 13 12 11 10 9 8

0000 0010  
 15 14 13 12 11 10 9 8

0000  
 7 6 5 4

0001  
 3 2 1 0

ça fait la somme de  
 a b c d

[23 : 16]

8 += 8

[15 : 8]

| clk | en | var | in2[var]   | in1[var * 8 += 8] | out |
|-----|----|-----|------------|-------------------|-----|
| 1   | 0  | 0   | /          | /                 | /   |
| 2   | 1  | 1   | in2[1] = 1 | in1[15 = 8] = 2   | 2   |

|   |   |   |             |                  |    |
|---|---|---|-------------|------------------|----|
| 2 | 1 | 2 | $m2[2] = 0$ | $m1[23, 16] = 3$ | -1 |
| 3 | 0 | 3 | $m2[3] = 1$ | $m1[-] = 4$      | 3  |
| 4 | 0 | 4 | $m2[4] = 1$ | $m[-] = 5$       | 8  |

at | 0 | (-1) | 3 | 8 |



111 1111 1111  
 for  $2^{11} - 1$   
 $= 2047$

0/2047 | 3 | 8

| clk | en | var1 | in1[var1*8+8] | in2[var1] | av |
|-----|----|------|---------------|-----------|----|
| 0   | 0  | 0    | /             | /         | 0  |
| 1   | 1  | 0    | in2[0] = 1    | + 1       | 1  |
| 2   | 0  | 1    | in2[1] = 1    | 2         | 3  |
|     |    |      | 0             | -3        | 0  |
|     |    |      | 1             |           |    |
|     |    |      | 1             |           |    |
|     |    |      | 1             |           | 0  |

a (= 1

a (= 0

4.2

- output reg
  - reg [1:0]
  - 
  - 
  -
- 3
- &
- |

abcd + efgh

$wy$

| $wx \backslash yz$ | 00 | 01 | 11 | 10 |
|--------------------|----|----|----|----|
| 00                 | 1  | 0  | 0  | 1  |
| 01                 | 0  | 0  | 0  | 1  |
| 11                 | 0  | 0  | 1  | 1  |
| 10                 | 0  | 0  | 1  | 1  |

$$\bar{z} \bar{w} x y$$

$$wy + w\bar{x} + \bar{x}\bar{y}\bar{z}$$

$$wx y z + wx y \bar{z} + w \bar{x} \bar{y} \bar{z} + w \bar{x} \bar{y} z + w \bar{x} y z + w \bar{x} y \bar{z} + w \bar{x} \bar{y} \bar{z}$$

$$= \bar{x} \bar{y} \bar{z} (\underbrace{w + \bar{w}}_1)$$

⑥

$$\overline{(a+b)} + \overline{(a+c)}$$

$$F = \overline{A} + \overline{BC} + \overline{AC}$$

$$= \overline{A} + (\overline{B+C}) + (\overline{A+C})$$



# Verilog

②.1 ① output reg

② reg [31:0] nval

③ default

④ odata <= 0

⑤ odata <= nval

## State A

Si out contient que des 1  $\Rightarrow$  on change le state

Si le state est 0  $\Rightarrow$  on incrémente

| clk | state | next-reg | next-state | out  |
|-----|-------|----------|------------|------|
| 0   | 0     | 01       | 0          | 00 0 |
| 1   | 0     | 10       | 0          | 01 1 |
| 2   | 0     | 11       | 0          | 10 2 |
| 3   | 0     | 00       | 1          | 11 3 |
| 4   | 1     | 11       | 0          | 00 0 |
| 5   | 0     | 00       |            | 3    |
| 6   | 1     |          |            |      |
| 7   | 0     |          |            |      |


## Exercise 3

3.1

| CURR | NEXT |      | OUT  |      |
|------|------|------|------|------|
|      | In=0 | In=1 | In=0 | In=1 |
| A    | A    | B    | 0    | 1    |
| B    | B    | B    | 1    | 0    |
| C    | D    | A    | 1    | 0    |
| D    | A    | B    | 0    | 1    |

10110100  
 01001100  
 ←

<sup>4</sup> <sup>2</sup> <sup>1</sup>  
 1000



NAUD

abc

a)

$$\overline{\overline{AB + C} + AC}$$

$$= (\overline{\overline{AB} \cdot \overline{C}}) (\overline{AC})$$

b)

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      | 1  | 1  | 1  | 1  |
| 01      | 0  | 1  | 1  | 0  |
| 11      | 0  | 0  | 0  | 0  |
| 10      | 0  | 0  | 0  | 0  |

$$\overline{C}\overline{D} + \overline{C}B$$

## ② Verilog


it has to be combinational because it only depends on the input, no state

① always @ (posedge clk) begin  
if (reset) curVal <= 50;  
else curVal <= nextVal;  
end

③ out = 0      tmp = 1    | because  
out = 0      tmp = 1    | b not  
                             | sensitivity

- ①
- wires can not be assigned in always blocks (rmp)
  - there should be only one always block for  $z[0]$  and  $z[1]$
  - $s$  has to be a wire

### ③ Finite State Machines



③.2 This is a Mealy because outputs depend on the inputs

③.2.b So can be removed.



# ① Boolean Algebra

$$(\bar{A} + B + C)(\cancel{A} + B + \cancel{C})C + A$$


$$BC + A$$


## ② $F = \bar{A} + (BC + \overline{AC})$

$$= \overline{\bar{A} + (BC + \overline{AC})}$$

$$= \overline{A (BC + \overline{AC})}$$

$$= \overline{A (\overline{BC} \overline{\overline{AC}})}$$

→  32 bits



takes 4 bytes in  
the  
memory

## ② Verilog

① no because of nedge reset  
2 bits wide


② sequential became data\_out[0]  
can be 1 or 0 depending on  
the fact that mask was enabled  
before or not

③ S, cat has to be of type wire  
input wire ... ??

-z should be .s

r2, r1 should be wire

3



b

In

| $y_2 y_1$ | $T_A T_B$ |      |      |      | output |
|-----------|-----------|------|------|------|--------|
|           | 00        | 01   | 10   | 11   |        |
| 00 Z      | 00 Z      | 01 U | 10 D | 11 T | 0      |
| 01 U      | 01 U      | 10 D | 11 T | 00 Z | 0      |
| 10 D      | 10 D      | 11 T | 00 Z | 01 U | 1      |
| 11 T      | 11 T      | 00 Z | 01 U | 10 D | 0      |

$$\begin{aligned}
 Y_1^* &= T_B \overline{Y_1} + Y_1 \overline{T_B} \\
 &= T_B \oplus Y_1
 \end{aligned}$$

$$Y_2^* = \overline{T_B} (T_A \oplus Y_2) + T_B (T_A \oplus (Y_1 \oplus Y_2))$$

# Verilog

it is sequential because

⑥

E14      c      <sup>7 6 5 4      3 2 1 0</sup>  
            1 1 1 0    0 0 1 1  
            a 1 0 0 0  
            b 0 0 1 0

$$c = E3$$

$$c = \{1110\ 0011, 0, 1\}$$

$$= 1000\ 1101$$

$$c[0] = 0 \Rightarrow 1000\ 1100$$

c

- input was  $[6:0]$  instr
- width of  $z$  is increased
- output reg while it should be output
- $z$  should be  $.s$
- $.instr$  should be  $.cl \rightarrow$  not the right size  $.cl$

count\_new = 1;

③ a

$$B + A + \bar{C}$$

b

$$\begin{aligned} & \overline{(A + BC) + \bar{C}} \\ &= \overline{\overline{A} \overline{BC} + \bar{C}} \\ &= \overline{\overline{A} \overline{BC} C} \end{aligned}$$

| AB \ C | 00 | 01 | 11 | 10 | 00 |
|--------|----|----|----|----|----|
| 00     | 0  | 0  | 0  | 0  | 0  |
| 01     | 0  | 1  | 1  | 0  | 0  |
| 11     | 1  | 1  | 1  | 1  | 1  |
| 10     | 0  | 0  | 0  | 0  | 0  |




a) it is a Moore FSM

c) One-hot : get an easy formula  
Binary encoding: less bits  
Output encoding: less bits

2017 (2)

- it can not be a Moore AND Mealy
- Some arrows are empty
- Some arrows are exiting the states with the same value
- no reach state



Sequential (changing from 11 to  $\infty$ )  
Then 01 to  $\infty$ )  
‡