

CSE460L: Assignment 01

Simon Abhijet Biswas



ID: 17201066



Section: 02


Couse: CSE460

Problem 1:

In this problem, we have to find the position of the unique bit from 3 bits input strings.







In Quartus II we initialized variable W first. W is a 3 bits variable that takes clock value as input. In the programming section, the program finds the unique bits position for different cases. Register F, store the value of position for different cases. For example, If 011 is the input of W. Here, the unique bit is 0 at position 2 and other two bits contain two 1's. So, the value of F will be 2. The program will also assign the value of F as 3 if all the values in the bits are the same. The table contains the result from the waveform which is generated from our program.

W[2]	W[1]	W[0]	Position of the unique bit
0	0	0	3
0	0	1	0
0	1	0	1
0	1	1	2
1	0	0	2
1	0	1	1
1	1	0	0
1	1	1	3

Problem 2:

In this problem we have to design a 5-bit end around the left shift register that operates at the negative edge of a clock in Verilog with external load functionality.

The screenshot shows the Quartus II IDE with the Verilog code for Problem2_17201066.v. The code is a 5-bit left shift register with an external load functionality. The Verilog code is as follows:

```
1 module Problem2_17201066(Clk, load, W, D);
2     input load, Clk;
3     input [4:0] D;
4     output reg [4:0] W;
5     always @(negedge Clk)
6     begin
7         if(load)
8             W <= D;
9         else
10            begin
11                W[0] <= W[4];
12                W[1] <= W[0];
13                W[2] <= W[1];
14                W[3] <= W[2];
15                W[4] <= W[3];
16            end
17        end
18    endmodule
```

The simulation messages show the following information:



- Info: Running Quartus II Simulator
- Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Problem2_17201066 -c Problem2_17201066
- Info: Using vector source file "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 1/Problem2_17201066/Problem2_17201066.vwf"
- Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
- Info: Simulation partitioned into 1 sub-simulations
- Info: Simulation coverage is 72.73 %
- Info: Number of transitions in simulation is 152
- Info: Quartus II Simulator was successful. 0 errors, 0 warnings


The screenshot shows the Quartus II IDE with the Compilation Report - Flow Summary. The report provides the following information:

Flow Status	Successful - Sun Nov 07 19:36:48 2021
Quartus II Version	8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name	Problem2_17201066
Top-level Entity Name	Problem2_17201066
Family	Stratix II
Met timing requirements	Yes
Logic utilization	< 1 %
Combinational ALUTs	5 / 12,480 (< 1 %)
Dedicated logic registers	5 / 12,480 (< 1 %)
Total registers	5
Total pins	12 / 343 (3 %)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0 %)
DSP block 9-bit elements	0 / 96 (0 %)
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 2 (0 %)
Device	EP2K10K10-3
Timing Models	Final

The simulation messages show the following information:

- Info: Running Quartus II Simulator
- Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Problem2_17201066 -c Problem2_17201066
- Info: Using vector source file "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 1/Problem2_17201066/Problem2_17201066.vwf"
- Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
- Info: Simulation partitioned into 1 sub-simulations
- Info: Simulation coverage is 72.73 %
- Info: Number of transitions in simulation is 152
- Info: Quartus II Simulator was successful. 0 errors, 0 warnings





Since it has a load function, the left shifting will start occurring only when the load value has been set to logical High. It operates on a negative edge. So, the left shifting will occur when the clock value is 0 and the output value will remain the same when clock value is 1. The left function runs by some non-blocking assignments.

Our program takes clk, load and D as inputs. We assign a clock value in the CLK variable. Clock wave starts from a logical high to avoid garbage values. Between 0 - 10ns we set the load value to 1. At 5 - 10ns the clock value is 0 and load value is 1. This instance meets the requirement of the procedural statement and its first condition. So, the value of D at 5 - 10ns, 22 (10110) gets copied to 5 bits W. Between 10 to 15 ns the value of W does not change as the program operates on the negative edge of the signal. At 15 to 20 ns the clock value becomes lower for the second time after insertion of load operation. As a result, a left shift occurs and 10110 (22) turns into 01011 (13). This is a repetitive process so between 55 - 60ns we again received our previously inserted D value, 22.

It takes a total of 10 clock cycles to get one repetition in this program.