

CSE460L: Assignment 02

Simon Abhijet Biswas


ID: 17201066

Section: 02

Couse: CSE460

Problem 1

The State Diagram:



The State-assigned Table:

Current State (y ₂ y ₁)	Next State w = 0 Y ₂ Y ₁	Next State w = 1 Y ₂ Y ₁	Output z
00 (A)	00	01	0
01 (B)	00	10	0
10 (C)	00	11	1
11 (D)	00	11	1

Verilog code:

The screenshot shows the Quartus II IDE with the Verilog code for `problem1_17201066.v` open. The code is as follows:

```
1 module problem1_17201066(Clk, Resetn, w, z);
2     input Clk, Resetn, w;
3     output z;
4     reg [1:0] y, Y;
5     parameter A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
6     always @(w, y)
7     case(y)
8         A : if(w) Y = B;
9         else Y = A;
10        B : if(w) Y = C;
11        else Y = A;
12        C : if(w) Y = D;
13        else Y = A;
14        D : if(w) Y = D;
15        else Y = A;
16        default Y = 2'bxx;
17    endcase
18    always @(negedge Resetn, posedge Clk)
19        if (Resetn == 0) y <= A;
20        else y <= Y;
21    assign z = (y == C) | (y == D);
22 endmodule
```

The Messages window shows the following simulation results:



- Info: Simulation partitioned into 1 sub-simulations
- Info: Simulation coverage is 86.67 %
- Info: Number of transitions in simulation is 116
- Info: Quartus II Simulator was successful. 0 errors, 0 warnings
- Info: Running Quartus II Netlist Viewers Preprocess
- Info: Command: quartus_rpp problem1_17201066 -c problem1_17201066 --netlist_type=sgate
- Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings

The screenshot shows the Quartus II IDE with the `Compilation Report - Flow Summary` for `problem1_17201066.v` open. The report is as follows:

Flow Status	Successful - Mon Dec 06 15:26:38 2021
Quartus II Version	8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name	problem1_17201066
Top-level Entity Name	problem1_17201066
Family	Stratix II
Met timing requirements	Yes
Logic utilization	< 1 %
Combinational ALUTs	4 / 12,480 (< 1 %)
Dedicated logic registers	4 / 12,480 (< 1 %)
Total registers	4
Total pins	4 / 343 (1 %)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0 %)
DSP block 9-bit elements	0 / 96 (0 %)
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 2 (0 %)
Device	EP2S15F484C3
Timing Models	Final

The Messages window shows the same simulation results as the first screenshot.


Simulation:



From the table it is clear that it follows a moore state machine. Here we get high output z at 30 - 40ns because between 10 - 20 ns input value w is in high mode. In FSM between 10 to 30 ns it receives 011 input when input in 0 it stays in A state. When it gets 1 it moves to A to B. Now B is not the accepted state so for getting 0 it will again move to state A. However in our example it received 1 so it moved to state C. C is an accepting state. Since the FSM is a moore machine, in the next clock cycle between 30 - 40ns the FSM gives output z = 1. After 011 the machine receives another 1. As a result state C changed to D which is also an accepting state. So, we get again 1 in output at 40 - 50ns. Between 70 - 100 ns we receive 1 continuously. Like before for 11 input the FSM reaches to C. C is an accepting state. So output becomes 1 in 90 - 100 ns. After 11 when the input is again 1, C moves to D and D is accepting state. As a result we receive 1 between 100 to 110 ns. D state stays in D when FSM gets 1 again. So output is again 1 between 110 - 120 ns. After that, in the example input is 0. So, D state moves to state A.

Problem 2

The State Diagram:



The State-assigned Table:

Current State y2y1	Next state w=00 Y2Y1	Next state w=01 Y2Y1	Next state w=10 Y2Y1	Output Q w=00	Output Q w=01	Output Q w=10	Change C w=00	Change C w=01	Change C w=10
00	00	01	11	0	0	1	11	11	11
01	01	10	00	0	0	1	11	11	11
10	10	11	00	0	0	1	11	11	00
11	11	00	00	0	1	1	11	11	01



Verilog code:


```

1 module problem2_17201066(Clk, Resetn, w, Q, Ch);
2     input Clk, Resetn;
3     input [2:1]w;
4     output reg Q;
5     output reg [1:0]Ch;
6     reg [1:0] y, Y;
7     parameter A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
8     always @(w, y)
9     begin
10        case(y)
11        A : if (w[2]==0 &w[1]==0)
12            begin
13                Q = 0;
14                Ch = 2'b11;
15                Y = A;
16            end
17        else if (w[2]==0 &w[1]==1)
18            begin
19                Q = 0;
20                Ch = 2'b11;
21                Y = B;
22            end
23        else if (w[2]==1 &w[1]==0)
24            begin
25                Q = 0;
26                Ch = 2'b11;
27                Y = D;
28            end
29        B : if (w[2]==0 &w[1]==0)
30            begin
31                Q = 0;
32                Ch = 2'b11;
33                Y = B;
34            end
35        else if (w[2]==0 &w[1]==1)
36            begin
37                Q = 0;
38                Ch = 2'b11;
39                Y = B;
40            end
41        else if (w[2]==1 &w[1]==0)
42            begin
43                Q = 0;
44                Ch = 2'b11;
45                Y = D;
46            end
47        else if (w[2]==1 &w[1]==1)
48            begin
49                Q = 1;
50                Ch = 2'b11;
51                Y = C;
52            end
53        endcase
54    end
55 endmodule

```

The screenshot shows the Quartus II IDE with the Verilog code for problem2_17201066.v. The code defines a module with inputs Clk, Resetn, w, Q, and Ch, and outputs reg Q and reg [1:0] Ch. It includes parameters A, B, C, and D. The logic uses case statements and if-else conditions to update Q and Ch based on the inputs w and y. The Messages window at the bottom shows the command: quartus sim --read settings files-on --write settings files-off problem2_17201066 -c problem2_17201066.






From the table it is clear that the FSM is a mealy machine. Here W is a 2bit input variable that takes a random value. Ch variable defines the amount of change. Finally the Q variable describes the acceptance. The input 00 means no money, 01 means 1 taka and 10 is 3 taka. In the timing diagram, between 0 to 30ns the values of w are 00, 01 and 10. After receiving this input in the state diagram 01 state moves to 00 state. Since it is a mealy machine. The transition from 01 state to 10 state gives the output Q = 1 but since 00, 01 and 10 means 4taka, the change will be 11 which also means no change. Because of this operation the output between 20 to 30 ns is high. At 50 to 60 ns the output at the timing diagram is also high because before achieving the accepted transition the inputs are 00, 10, 01. So the machine receives 4tk and gives high output without any change. From t7 to t9 (60 - 90ns) the machine receives input 00, 10, 10. When 00 state gets 10 input it moves to state 11 and when state 11 receives 10 input it moves back to state 00 with accepted transition. So when the timing diagram gives high output at t9 (80 - 90ns). The machine accepts 4tk but in this case the machine received 10 and 10 which means 6tk. So there will be value in change. So at 80 to 90ns the Value of Ch is 01. So the change is 2tk.

Problem 3

The State Diagram:



the state-assigned table:

Current State $y_3y_2y_1$	Next state $w=0$ $Y_3Y_2Y_1$	Next state $w=1$ $Y_3Y_2Y_1$	Output z
000	100	001	0
001	101	010	0
010	011	000	0
011	100	001	1
100	010	101	0
101	000	011	0

Verilog code:

Quartus II - C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066 - problem3_17201066.v [problem3_17201066.v]

File Edit View Project Assignments Processing Tools Window Help

problem3_17201066.v

```
1 module problem3_17201066(Clk, Resetn, w, z);
2     input Clk, Resetn, w;
3     output z;
4     reg [2:0] Y, Y;
5     parameter A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101;
6     always @ (w, y)
7     begin
8         case (Y)
9             A : if (w) Y = B;
10            else Y = E;
11            B : if (w) Y = C;
12            else Y = F;
13            C : if (w) Y = A;
14            else Y = D;
15            D : if (w) Y = B;
16            else Y = E;
17            E : if (w) Y = F;
18            else Y = C;
19            F : if (w) Y = D;
20            else Y = A;
21            //default Y = 2'bxxx;
22        endcase
23    end
24    always @ (negedge Resetn, posedge Clk)
25    begin
26        if (Resetn == 0) Y <= A;
27        else Y <= Y;
28        assign z = (Y == D);
29    end
30 endmodule
```

Message

Info: Using vector source file "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.vwf"

Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled

Info: Simulation partitioned into 1 sub-simulations

Info: Simulation coverage is 92.59 %

Info: Number of transitions in simulation is 1307

Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (55) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag /

Message: 0 of 16

For Help, press F1

Ln 15, Col 27 Idle NUM

23°C 11:35 PM 12/7/2021

Quartus II - C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066 - problem3_17201066 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem3_17201066.v

Compilation Report - Flow Summary

Flow Summary

Flow Status	Successful - Tue Dec 07 20:57:40 2021
Quartus II Version	8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name	problem3_17201066
Top-level Entity Name	problem3_17201066
Family	Stratix II
Met timing requirements	Yes
Logic utilization	< 1 %
Combinational ALUTs	5 / 12,480 (< 1 %)
Dedicated logic registers	5 / 12,480 (< 1 %)
Total registers	6
Total pins	4 / 343 (1 %)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0 %)
DSP block 9-bit elements	0 / 96 (0 %)
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 2 (0 %)
Device	EP25K10F484C3
Timing Models	Final

Message

Info: Using vector source file "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.vwf"

Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled

Info: Simulation partitioned into 1 sub-simulations

Info: Simulation coverage is 92.59 %

Info: Number of transitions in simulation is 1307

Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (55) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag /



Message: 0 of 16

For Help, press F1

Idle NUM

GME 11:35 PM 12/7/2021

Simulation:



The FSM is a moore machine. In this case overlapping is not allowed so after finishing a three-bit sequence there will be a reset. In the timing diagram, at first in a 3 bit sequence the machine receives 001 input. For 0 state 000 moves to state 100. Then after receiving 0, 100 moves to state 010. Finally when it gets 1 it is clear that the number of 1s can not be even so it moves to reset state 000. Since it is more machine and input 001 the machine does not reach to state 011, the output signal at t_4 (30 - 40ns) is low. Another 3 bit sequence starts from that same time interval at 000 state. For input of 011, 000 reach 100 then 101 to 011. 011 is the state where $z = 1$. So, the timing shows high output at the t_7 (60 - 70ns) interval. After that the machine receives 010 input. As the number 1s is odd it does not reach to the 011 state so the output becomes $z = 0$ at (90 - 100ns) intervals. Then for 101 input for 0, 000 moves to 001. Sequentially for 001 moves to 101 state and for 1 input 101 moves to 011. Like before 011 state gives output $z = 1$. So the output value is high at (120 - 130ns). Similarly, between (150 - 160ns) output is high due to 011 input sequence.