UnLitPourSimonEtThéoSVP Projet PARM 2022


MAUROIS Quentin FROMENT Lorenzo DELIAS Théo BEUREL Simon

000

Sommaire

- Présentation du Compilateur
- Présentation du travail sur Logisim
- Tests
- Points à améliorer pour le futur

Compilateur : Le langage Assembleur



"clang -S -target arm -none -eabi -mcpu=cortex -m0 -O0 -mthumb -nostdlib| -I./ include main.c" :

```
run:
 .fnstart
 . pad
        #12
sub sp, #12
movs r0, #0
str r0, [sp, #8]
        r0, #1
str r0, [sp, #4]
 ldr r0, [sp, #8]
 ldr r1, [sp, #4]
 adds
     r0, r0, r1
str r0, [sp]
add sp, #12
bx lr
```

Compilateur: Les instructions

Description		UAL	code	- 2						_			its	-	_		-	- 11	100			lags	
	Instruction		operandes		15	14	13			10	9	8	7	6	5	4 3	ı	2	1 0	C	v	N	Z
Shift, add, sub, mov			et .	0 0	3 3				рсос	de	100			- 2				441		30			-
Logical Shift Left	LSLS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	0	0	-		imm		_		Rm	-		td	Х	₩	X	Х
Logical Shift Right	LSRS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	0	1	-		imm		- 33		Rm			td	0	╄	X	X
Arithmetic Shift Right	ASRS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	1	0			imm				Rm	4		td	X	_	X	X
Add register	ADDS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	0		Rm			Rn	-		td	X	X		X
Substract register	SUBS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	1		Rm			Rn	4		td	X	X		X
Add 3-bit immediate	ADDS	<rd></rd>	<rn></rn>	# <imm3></imm3>	0	0	0	1	1	1	0	_	imm	_		Rn			td	X	X		X
Substract 3-bit immediate	SUBS	<rd></rd>	<rn></rn>	# <imm3></imm3>	0	0	0	1	1	1	1	- 3	imm	3		Rn		- 6	td	X	X	X	X
Move	MOVS	<rd></rd>	# <imm8></imm8>	3 3	0	0	1	D	0		Rd			100	_	imm8						X	X
Data Processing	200				0	1	0	0	0	0			ode							C	v		Z
Bitwise AND	ANDS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	0	0	-	Rm			dn.			X	X
Exclusive OR	EORS	<rdn></rdn>	<rm></rm>	8	0	1	0	0	0	0	0	0	0	1		Rm		R	dn			X	X
Logical Shift Left	LSLS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	1	0		Rm			dn .	X		X	X
Logical Shift Right	LSRS	<rdn></rdn>	<rm></rm>	Y 8	0	1	0	0	0	0	0	0	1	1		Rm		R	dn	X		X	X
Arithmetic Shift Right	ASRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	0	0		Rm		R	dn	X		X	X
Add with Carry	ADCS	<rdn></rdn>	<rm></rm>	2 5	0	1	0	0	0	0	0	1	0	1		Rm		R	dn	X	X	X	X
Substract with Carry	SBCS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	1	0		Rm		R	dn	Х	X		X
Rotate Right	RORS	<rdn></rdn>	<rm></rm>	2 3	0	1	0	0	0	0	0	1	1	1		Rm			dn	X		X	X
Set Flags on bitwise AND	TST	<rn></rn>	<rm></rm>		0	1	0	0	0	0	1	0	0	0		Rm			tn			X	X
Reverse Substract from 0	RSBS	<rd></rd>	<rn></rn>	mO.	0	1	0	0	0	0	1	0	0	1		Rn		- 5	td	8		X	X
Compare Registers	CMP	<rn></rn>	<rm></rm>		0	1	0	0	0	0	1	0	1	0		Rm		- 3	tn	X	X	X	X
Compare Negative	CMN	<rn></rn>	<rm></rm>	A 9	0	1	0	0	0	0	1	0	1	1		Rm		F	tn .	X	X	X	X
Logical OR	ORRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	0	0		Rm		R	dn			X	X
Multiply Two Registers	MULS	<rdm></rdm>	<rn></rn>	<rdm></rdm>	0	1	0	0	0	0	1	1	0	1		Rn		R	dm	100		X	X
Bit Clear	BICS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	1	0	- 3	Rm		R	dn		\perp	X	X
Bitwise NOT	MVNS	<rd></rd>	<rm></rm>	6	0	1	0	0	0	0	1	1	1	1	- 1	Rm		F	td			X	X
Load / Store					1	0	0	1												С	v	N	Z
Store Register	STR	<rt></rt>	[SP, ₩	imm8]	1	0	0	1	0		Rt					imm8	1						
Load Register	LDR	<rt></rt>	[SP, {#	imm8}]	1	0	0	1	1		Rt					imm8	3						3
Miscellanous					1	0	1	1			0	рсос	de							C	v	N	
Add Immediate to SP	ADD	(SP)	SP	# <imm7></imm7>	1	0	1	1	0	0	0	0	0			imi	m7						1 8
Substract Immediate from SP	SUB	[SP]	SP	# <imm7></imm7>	1	0	1	1	0	0	0	0	1			imr	m7						
Conditional Branch	B <c></c>	<label></label>			1	1	0	1		орс	ode	-	200										
										co	nd					imm8				C	v	N	
Equal	EQ	<label></label>			1	1	0	1	0	0	0	0				imm8					T	T	1
Not Equal	NE	<label></label>		8 8	1	1	0	1	0	0	0	1				imm8	1						0
Carry set	cs	<label></label>			1	1	0	1	0	0	1	0				imm8				1			
Carry clear	CC	<label></label>		8	1	1	0	1	0	0	1	1				imm8	1			0	3		- 5
Minus, negative	MI	<label></label>			1	1	0	1	0	1	0	0				imm8						1	\Box
Plus, positive or zero	PL	<label></label>		()	1	1	0	1	0	1	0	1				imm8	3					.0	1
Overflow	VS	<label></label>			1	1	0	1	0	1	1	0				imm8	k .				1	\top	\Box
No overflow	VC	<label></label>		2 3	1	1	0	1	0	1	1	1				imm8				2	0		8
Unsigned highier	HI	<label></label>			1	1	0	1	1	0	0	0				imm8				C	==1	and Z	==0
Undigned lower or same	LS	<label></label>		1 1	1	1	0	1	1	0	0	1				imm8				(==0	or Z=	=1
Signed greater than or equal	GE	<label></label>			1	1	0	1	1	0	1	0				imm8	1				N	==V	
Signed less than	LT	<label></label>		1 1	1	1	0	1	1	0	1	1				imm8	1				P	I!=V	
Signed greater than	GT	<label></label>			1	1	0	1	1	1	0	0				imm8	1			Z:	=0 a	and N	==V
Signed less than or equal	LE	<label></label>			1	1	0	1	1	1	0	1				imm8	3			7	==1	or N	=V
Always (unconditional)	none or AL	<label></label>			1	1	0	1	1	1	1	0				imm8	3						

Shift, add, sub, mov

Shift, add, sub, mov				en å	0	0			рсос	de	10	2 M M	W. 10 3	W 11 ST		10		4
Logical Shift Left	LSLS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	0	0			imm5	Rm	Rd	X	Т	X	X
Logical Shift Right	LSRS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	0	1			imm5	Rm	Rd			X	X
Arithmetic Shift Right	ASRS	<rd></rd>	<rm></rm>	# <imm5></imm5>	0	0	0	1	0			imm5	Rm	Rd	X		X	X
Add register	ADDS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	0	Rm	Rn	Rd	X	X	X	X
Substract register	SUBS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	1	Rm	Rn	Rd	X	X	X	X
Add 3-bit immediate	ADDS	<rd></rd>	<rn></rn>	# <imm3></imm3>	0	0	0	1	1	1	0	imm3	Rn	Rd	X	X	X	X
Substract 3-bit immediate	SUBS	<rd></rd>	<rn></rn>	# <imm3></imm3>	0	0	0	1	1	1	1	imm3	Rn	Rd	X	X	X	X
Move	MOVS	<rd></rd>	# <imm8></imm8>	8 8	0	0	1	0	0		Rd		imm8				X	X

Compilateur : Data Processing

Data Processing				1	0	1	0	0	0	0		орс	ode				С	v	N	Z
Bitwise AND	ANDS	<rdn></rdn>	<rm></rm>	Y Y	0	1	0	0	0	0	0	0	0	0	Rm	Rdn			X	X
Exclusive OR	EORS	<rdn></rdn>	<rm></rm>	8	0	1	0	0	0	0	0	0	0	1	Rm	Rdn		1	X	X
Logical Shift Left	LSLS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	1	0	Rm	Rdn	X		X	X
Logical Shift Right	LSRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	1	1	Rm	Rdn	X		X	X
Arithmetic Shift Right	ASRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	0	0	Rm	Rdn	X		X	X
Add with Carry	ADCS	<rdn></rdn>	<rm></rm>	10 10	0	1	0	0	0	0	0	1	0	1	Rm	Rdn	X	X	X	X
Substract with Carry	SBCS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	1	0	Rm	Rdn	X	X	X	X
Rotate Right	RORS	<rdn></rdn>	<rm></rm>	100	0	1	0	0	0	0	0	1	1	1	Rm	Rdn	X		X	X
Set Flags on bitwise AND	TST	<rn></rn>	<rm></rm>		0	1	0	0	0	0	1	0	0	0	Rm	Rn			X	X
Reverse Substract from 0	RSBS	<rd></rd>	<rn></rn>	#O	0	1	0	0	0	0	1	0	0	1	Rn	Rd	5		X	X
Compare Registers	CMP	<rn></rn>	<rm></rm>		0	1	0	0	0	0	1	0	1	0	Rm	Rn	X	X	X	X
Compare Negative	CMN	<rn></rn>	<rm></rm>	A 8	0	1	0	0	0	0	1	0	1	1	Rm	Rn	X	X	X	X
Logical OR	ORRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	0	0	Rm	Rdn			X	X
Multiply Two Registers	MULS	<rdm></rdm>	<rn></rn>	<rdm></rdm>	0	1	0	0	0	0	1	1	0	1	Rn	Rdm	0		X	X
Bit Clear	BICS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	1	0	Rm	Rdn			X	X
Bitwise NOT	MVNS	<rd></rd>	<rm></rm>	8	0	1	0	0	0	0	1	1	1	1	Rm	Rd			X	X

Load / Store & Miscellanous


Load / Store				1	0	0	1				C	v	N	Z
Store Register	STR	<rt></rt>	[SP, #imm8]	1	0	0	1	0	Rt	imm8				
Load Register	LDR	<rt></rt>	[SP, {#imm8}]	1	0	0	1	1	Rt	imm8			1	1 3

Miscellanous					1	0	1	1			0	pcod	le		U	V	N	Z
Add Immediate to SP	ADD	(SP)	SP	# <imm7></imm7>	1	0	1	1	0	0	0	0	0	imm7			8	. 8
Substract Immediate from SP	SUB	[SP]	SP	# <imm7></imm7>	1	0	1	1	0	0	0	0	1	imm7		J. 13		

Conditional & Unconditional Branch


Conditional Branch	B <c></c>	<label></label>	100	1	1	0	1		орс	ode			1		*	
	c								co	nd		imm8	C	v	N	Z
Equal	EQ	<label></label>		1	1	0	1	0	0	0	0	imm8		1		1
Not Equal	NE	<label></label>		1	1	0	1	0	0	0	1	imm8		1		0
Carry set	CS	<label></label>	1 1	1	1	0	1	0	0	1	0	imm8	1			
Carry clear	CC	<label></label>	8	1	1	0	1	0	0	1	1	imm8	0			8
Minus, negative	MI	<label></label>		1	1	0	1	0	1	0	0	imm8			1	
Plus, positive or zero	PL	<label></label>	ğ	1	1	0	1	0	1	0	1	imm8	18		0	1 8
Overflow	VS	<label></label>		1	1	0	1	0	1	1	0	imm8		1		
No overflow	VC	<label></label>	B B	1	1	0	1	0	1	1	1	imm8		0		- 8
Unsigned highier	HI	<label></label>		1	1	0	1	1	0	0	0	imm8	C	==1 8	and Z	==0
Undigned lower or same	LS	<label></label>	Ť	1	1	0	1	1	0	0	1	imm8	. (==0	or Z=	=1
Signed greater than or equal	GE	<label></label>		1	1	0	1	1	0	1	0	imm8		N	==V	
Signed less than	LT	<label></label>	Ŭ	1	1	0	1	1	0	1	1	imm8		N	II=V	- 8
Signed greater than	GT	<label></label>		1	1	0	1	1	1	0	0	imm8	Z:	==0 a	and N	==V
Signed less than or equal	LE	<label></label>	S 3.	1	1	0	1	1	1	0	1	imm8	- 2	==1	or N!	=V
Always (unconditional)	none or AL	<label></label>].	1	1	0	1	1	1	1	0	imm8				

Compilateur : Process d'exécution




Compilateur : Code


- Programmation en langage Java
- Utilisation de 3 classes :
 - o Main
 - Compilator
 - o Engine




Les composants du processeur:





Processeur sur Logisim: La machine Logisim






Processeur sur Logisim: Le contrôleur






Processeur sur Logisim: Le contrôleur

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		opc	ode												





Processeur sur Logisim: Le Opcode Décodeur

9.1.1 Shift, add, sub, mov

Binaire:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0		O	ocode	9										

9.1.2 Data processing

Binaire:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0		opo	ode							

9.1.3 Load/Store


Binaire:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0	pcode	е									


9.1.4 Miscellaneous 16-bit instructions


Binaire:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1			op	code	9							





Début de la création des circuits : shift add sub move







Amélioration du circuit : shift add sub move






Data processing






15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	2	opc	ode							

Flags_ASPR




Load Store










Conditional branching








Banc de registre



Unité Arithmétique et Logique



Codop	Opération	Instructions	Remarque
0000	A and B	AND	
0001	A xor B	EOR	
0010	B << Shift	LSL	Retenue sortante, voir jeu d'instructions
0011	B >> Shift	LSR	Retenue sortante, voir jeu d'instructions
0100	B >> Shift (arith)	ASR	Retenue sortante, voir jeu d'instructions
0101	A + B + CarryIn	ADC	
0110	B - A + CarryIn - 1	SBC	Retenue entrante inversée
0111	B >> Shift (rot)	ROR	Retenue sortante, voir jeu d'instructions
1000	A and B	TST	Résultat perdu, seuls les drapeaux sont mis à jour
1001	-A	RSB	Registre Rm utilisé plutôt que Rn
1010	B - A	CMP	Résultat perdu, seuls les drapeaux sont mis à jour
1011	A + B	CMN	Résultat perdu, seuls les drapeaux sont mis à jour
1100	A or B	ORR	
1101	A * B	MUL	
1110	B and not A	BIC	30 #627 RASSEL III
1111	not A	MVN	Complément binaire

Tests

Pour conclure : quelques points à améliorer

- Améliorer la propreté du code du Compilateur
- + Utiliser les propriétés POO de Java pour séparer les tâches
- Réalisation d'un script Bash permettant directement de passer du code C en fichier binaire
- Fixer les bugs spécifiques sur le processeur