


CSE350, LAB02

Submitted by:


Simon Biswas, Id:18101543
Section: 04.

Input A	Input B	V(DA)	V(DB)	V(P)	I(R1)	I(R2)	V(b)	Output
								Y
0	0	+0.66	0.66	0.65	2.17	0	0.51	5
0	1	+0.67	-4.33	0.67	2.16	0	0.50	5
1	0	-4.33	0.67	0.67	2.16	0	0.50	5
1	1	-2.86	-2.86	2.13	1.43	2.45	0.811	0.09

Input A	Input B	Vp	Vb	Output Y
1	0	0.67	0.50	5
1	1	2.13	0.811	0.09



Ano. to the Ques. no. :- 01



Ans- to the aues, no. 9-02

NAND is mode with two gate and not apporte. Here, output are inverse of And gate. when singuly we logical non the output become high on logical u1". That time DA and DB fiven on.

When any of the sto input is logical non that time also the circuit will cause the transiston to go in cutoff region is the voltage of up will be very low. So, no enovemt passes through

when the both inputs are high one in when the both inputs are high one in erease topical "1" mode that time up increase and eauses the distres to twen off for that reason, the voltage is enough to twen on the breansistons and we becomes almost to which combe considered as looked non

Ano. to the auso. no. 8-03

From porproteus data we can one that when both imputs are high Vb is 0.811 v and output voltage is 0.00 valents.

So, we can see base voltage is almost or8 v and eatherfore voltage is almost or1 v which are characteristics of saturation mode.

Here, IR2 = 2-45)0, IR1 = -1014370

And. to the over, no.g-04

By voing protens we can see that
maximum vott voltage IV as inputs of A, B
ear can keep the output high as it
gives 4.99 v a > 5 v in out put.

The End