


CSE350, LAB01

Submitted by:

Simon Biswas, Id:18101543 Section: 04.


OR Gate(Figure 01):

VA	VB	VR1	VR2	IR1	IR2	VR=Y
5	5	0.01	0.01	0.000022	0.000022	4.57
0	5	0.00	0.02	0	0.000044	4.536
5	0	0.02	0.00	0.000044	0	4.536
0	0	0.00	0.00	0		5.57101e-01 1/0.00




AND Gate(Figure 02):

VA	VB	VR1	VR2	IR1	IR2	VR=Y
5	5	0.00	0.00	0.00	0.00	5
0	5	0.02	0.00	0.000044		0.463
					0.00	
5	0	0.00	0.02		0.000044	0.463
				0.00		
0	0	0.01	0.01	0.000022	0.000022	0.42229



Inverter(Figure 03):

Vi	VR1	VR2	VRC	I 1	12	IB	IC	Υ
5	4.30	5.70	4.89	0.28	0.05	0.23	2.22	0.108118
0	0.65	4.35	0	0.04	0.04	0.0	0	5



- I what happens if not all inputs have the same export develop and the inputs one and
 - Tore or gate: when all the inputs over soot in lower level the outst becomes 0. If one one more inputs one in high level then output becomes 1.

fore AND gate: If all the inputs one in lower level, output will be the input is in lower level, output will be the input if have a core in high level then output MM be I.

- Will the diode D1 and D2 will work of VA = VB = 6V and VR = 5 Va
 - => By using proofers we can see if ne we va = vb = 6v and vr= 6v the disternal bias mode. The disternal bias mode.

ID-18101543

- B) What is the function of R2-100h at the base of an invocator in figure 233

 37 the base flow flows amount of 31 helps to reed produce 1 less amount of
- =) It helps to reed produce 1 less amount or current in the ease of II and Iz so that work evorent can pass thorough IB.

enclose remark in cutoff modes.

- O voidy that the dransistore will be operating In the saturation and outstoff region in two cases for the inverter circuit.
 - =) From data I we got from proteus. when Vi=5v (on)

IB-0.23A)0

Ie=2-22 A)0

output voltage = 0-108 ×0V

Vere-Oo

We know, IE= IB+ Je= 0-23+2.22

=2-45A70

So, the invoduce its in saturation made

when Vi= or (off)

IB =OA

I e = OA

SO, If = IB+ Te = OA

60, IE=IB=Ie=OA

VB LO

so, it is in entoff made.

- must is the Lundion of -5 v voltage source in the involve circuits
 - when vi=ov that time to helps to the involver not to go in revoice bias made no evorent pass through the base, we only got frand \$\int_2\$. As no evorent flow through to base the involver remains in cutoff mode.