



CSE350, LAB02

Submitted by:


Simon Biswas,

Id:18101543

Section: 04.


Input A	Input B	V(DA)	V(DB)	V(P)	I(R1)	I(R2)	V(b)	Output Y
0	0	+0.66	0.66	0.65	2.17	0	0.51	5
0	1	+0.67	-4.33	0.67	2.16	0	0.50	5
1	0	-4.33	0.67	0.67	2.16	0	0.50	5
1	1	-2.86	-2.86	2.13	1.43	2.45	0.811	0.09

Input A	Input B	Vp	Vb	Output Y
1	0	0.67	0.50	5
1	1	2.13	0.811	0.09



CSE 350

LAB 02

Ans. to the Ques. no. 2-01Ans. to the Ques. no. 2-02

NAND is made with AND gate and NOT gate. Here, output are inverse of AND gate. When inputs are logical "0" the output becomes high or logical "1". That time DA and DB turn on.

When any of the input is logical "0" that time also the circuit will cause the transistor to go in cutoff region as the voltage of V_B will be very low. So, ~~no current passes through~~

~~collector~~

When the both inputs are high or in logical "1" mode that time V_B increase and causes the diodes to turn off. For that reason, the voltage is enough to turn on the transistors and V_C becomes almost 0 which can be considered as logical "0".

Ans. to the ques. no. 2-03

From ~~proteus~~ data we can see that when both inputs are high V_b is 0.811 V and output voltage is 0.09 V ~~0.09 V~~.

So, we can see base voltage is almost 0.8 V and collector voltage is almost 0.1 V which are characteristics of saturation mode.

$$\text{Here, } I_{R2} = 2.45\text{ mA}, I_{R1} = 1.43\text{ mA}$$

Ans. to the ques. no. 2-04

By using proteus we can see that maximum ~~volt~~ voltage 1 V as inputs of A, B can keep the output high as it gives $4.99\text{ V} \approx 5\text{ V}$ in output.

The End