

## Description

The  $\mu$ PD7002 is a high performance, low power, 10-bit CMOS analog-to-digital converter Using the integrating technique the 7002 offers the designer full microprocessor interface, four multiplexed analog inputs, and low power CMOS construction

#### **Features**

☐ 8- or 10-bit resolution (selectable) ☐ 4 channel multiplexed analog input
☐ Auto zero and full scale correction without external
components
☐ High input impedance — 1000 MΩ
☐ Internal status register can be accessed by host
controller
☐ Operates from single +5 V supply
☐ Interfaces to most 8-bit microprocessors
☐ Low power operation (CMOS)
☐ 5 ms conversion speed (10 bits with f <sub>CK</sub> = 2 MHz)
☐ Available in two performance ranges:
Conversion accuracy (maximum with
$T_A = 0 \text{ to } +50^{\circ}\text{C}$ :
μPD7002C-1 0.1% FSR
μPD7002C 0.2% FSR

## **Ordering Information**


		Operating
Part		Temperature
Number	Package	Range
μPD7002C	Plastic DIP	-20°C to +70°C

#### **Absolute Maximum Ratings**

Γ <sub>A</sub> = +25°C	
Operating Temperature	-20°C te +70°C
Storage Temperature	-65°C te +150°C
Power Supply Voltage	-0.3 Y to +7.0 Y
All input Voitages	-0.3 V to V + 0.3 V
Power Dissipation	300 mW
Analog GND Voltage	± 0.3 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Configuration**




## Pin Identification

Pin	Name	Function
1, 2	Xo. XI	External clock input
3	GND	TTL ground
4, 6	CI	Integrating capacitor
5, 7	60	Guard
8	VREF	Reference voltage input
9	GND	Analog ground
10	CH3	Analog channel 3
11	CH <sub>2</sub>	Analog channel 2
12	CH <sub>1</sub>	Analog channel 1
13	CHO	Analog channel 0
14	<b>V</b> +	Voltage (+5 V)
15-22	07-00	Oata bus
23	CS	Chip select
24, 25	WR. RD	Control hus
26. 27	Ag. Aj	Address bus
28	EOC	End of conversion interrupt



## **Block Diagram**



Digital I/O Pin Function

/ O FIII I	411011011		
Symbol	Name	1/0	Function
Xn. Xı	Xtal	_	Xtal OSC. X <sub>1</sub> can be used as the input of external clock.
07-00	Data Bus	Three-state (1 TTL) I/O)	A/D conversion data (High and Low Byte) and internal status output to 8-bit Data Bus. MPY Address, $8/10$ select and flag data input from bus. High impedance when $\mu$ PD7002 is not enabled ( $\overline{\text{CS}}=\text{High}$ ).
ĈŜ	Chip Select	Input	Low level of $\overline{CS}$ makes other input pins ( $\overline{WR}, \overline{RD}, A_0, A_1$ ) enable and data transmission and receiving are possible through data bus pins.
WR	Write	Input	When $\overline{ m WR}=$ Low, $\mu  m P07002$ receives new data from data bus.
RO	Read	Input	When $\overline{ ext{RD}}= ext{Low}$ , $\mu ext{PO7002}$ transmits conversion data and internal status to data bus.
	Address	Input	Ag. Az designate the data in data bus (High, Low, Status Byte).
EOC	End of Conversion	Quiput (1 TTL)	EOC indicates the end of conversion to external chips. Read mode operation (high byte output) resetable EOC.
	Symbol XQ. X1 D7-D0  CS  WR  RD  AQ. A1	XQ. X1 Xtal D7-DQ Data Bus  CS Chip Select  WR Write  RD Read  AQ. A1 Address	Symbol Name I/O  XO. X1 Xtal —  D7-D0 Data Bus Three-state {1 TTL} I/O}  CS Chip Select Input  WR Write Input  RO Read Input  Ag. A1 Address Input  EOC End of Conversion Output



# **DC Characteristics**

 $T_A = 0$  °C to +50 °C, V+ = +5 V ± 0.25 V

 $V_{REF} = +250 \text{ V}, f_{clk} = 1 \text{ MHz}, C_{INT} = 0033 \mu\text{F}, 10\text{-Bit Mode}$ 

-			Limits			Test	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Resolution, 7002C-1		10	11	12	Bits		
Resolution, 7002C		9	11	12	Bits		
Nonlinearity, 7002C-1			0 05	0.1	%FSR		
Nonlinearity, 7002C			0.1	0.2	%FSR		
Full Scale Error, 7002C-1			0.05	0.1	%FSR		
Full Scale Error, 7002C			0.1	0.2	%FSR		
Zero Scale Error, 7002C-1			0.05	0.1	%FSR		
Zero Scale Error, 7002C			0.1	0.2	%FSR		
Full Scale Temperature Coefficient	,		10		ppm/°		
Zero Scale Temperature Coefficient			10		ppm/°C		
Analog Input Resistance	RIN		1000		MΩ	V <sub>IN</sub> = 0 to V+	
Total Unadjusted Error 1, 7002C-1	TUE1		0.05	0.1	%FSR		
Total Unadjusted Error 1, 7002C	TUET		0.1	0.2	%FSR		
Total Unadjusted Error 2, 7002C-1	TUE2		0.05	0.1	%FSR		
Total Unadjusted Error 2, 7002C	TUE2		0.1	0.2	%FSR		
Clock Input Current	I <sub>cik</sub>		5	50	μA	$X_l$ pin can be used as an external CMOS level clock input. When external clock is applied, $X_0$ pin should be left open	
High Level Output Voltage	V <sub>O</sub> ₩	V+ - 1.5			٧	$I_0 = -1.6$ mA, $T_A = -20$ to $+70$ °C	
Low Level Output Voltage	VOL			0.45	٧	I <sub>0</sub> = 1.6 mA, T <sub>A</sub> = -20 to +70 °C	
Digital Input Leakage Current	IILK		1	10	μ <b>A</b>	0 ≤ V <sub>IN</sub> ≤ V+	
Output Leakage Current	OLK		1	10	μA	0 ≤ V <sub>IN</sub> ≤ V+	
Power Dissipation	Po		15	25	mW		

## **AC Characteristics**

 $T_A$  = +25 °C, V+ = +5 V  $\pm$  0 25 V,  $V_{REF}$  = +2 5 V,  $f_{clk}$  = 1 MHz,  $C_{INT}$  = 0 033  $\mu F$ 

		Limits			Test	
Parameter	Symbol	Min	Typ.	Max.	Unit	Conditions
Conversion Speed (10 bit)	ICONV	8 5	10	15	ms	
Conversion Speed (8 bit)	tCONV	2 4	4	5	ms	
Address Setup Time CS. Ag. Aj j to WR	†AW	50			ns	
Address Setup Time CS. Ag. A11 to RD	RA	50			ns	
Address Hold Time WR to CS. Ag. Ag	twa	50			ns	
Address Hold Time RO to CS.	†RA	50			ns	
Low Level WR Pulse Width	tww	400			ns	
Low Level RD Pulse Width	tra	400			ns	
Data Setup Time Input Data to WR	tpw	300			ns	
Data Hold Time WR to Input Data	lwp	50			ns	
Output Delay Time RD to Output Data	tan			300	ns	Note 1
Delay Time to High Z Output RD to Floating Output	top			150	ns	

Note: 1 TTL load + 100 pF

# **Recommended Operating Conditions**

 $T_A = +25$ °C

			Limits	3		Test	
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	
Supply Voltage	۷+	4 75	5.00	5.25	٧		
Reference Voltage	VREF	2.25	2.50	2.75	٧		
Analog Input Voltage	VIN	0		VREF	٧	Note 1	
Cleck Frequency	fcik	0.5	1	3	MHz	Note 2	
Integrating Capacitor	CINT	0.029	0.033		μF		
High Level Input	AIH	2.2			٧	Note 3	
Low Level Input	V <sub>I</sub> L			0.8	٧	Note 3	
High Level Clock Input	VXHL	V+ - 14			٧	Note 3	
Low Level Clock Input	VXLL		_	1.4	٧	Note 3	


Notes: 1. Negative voltage input (< -02 V) decreases the input impedance. Furthermore, conversion error for the input through another MPX channel also increases

#### Notes [Cont.]:


- 2 Integrating capacitor  $C_{INT}$  depends on clock frequency and can be obtained as follows  $C_{INT}(\mu F) = 0.033/f_{clk}$  (MHz) Note that conversion time is inversely proportional to the clock frequency
- 3  $T_A = -20$ °C to +70°C V+ = +5 V ± 0 25 V

## **Timing Waveforms**

## Write Mode




## Read Mode







# Timing Waveforms (Cont.)



## Read Mode (Status, Low Byte)





## Read Mode (High Byte)




There is some uncertainty whether  $\overline{EOC}$  is set or not, when data read operation is made simultaneously with the end of A/D conversion. Furthermore, the reading error occurs at this time, so in this case a dual read operation is recommended.

### **Operating Characteristics**







### Addressing the Inputs

One of the four analog inputs is selected by initiating a write mode from the external controller with the control signals as follows.  $\overline{CS}$  (pin 23) = "low,"  $\overline{RD}$  (pin 25) = "high,"  $\overline{WR}$  (pin 24) = "low," A1 (pin 27) and A0 (pin 26) = "low."

The analog input select data is presented to D0 (pin 22) and D1 (pin 21) and the desired channel (1 to 4) is selected. The conversion resolution mode is also selected during "write" mode by presenting a "high" for 10-bit mode or "low" for 8-bit mode, to D3 at pin 19.

### Sequence

- ☐ Initiate "write" mode ( $\overline{CS} = 0$ ,  $\overline{RD} = 1$ ,  $\overline{WR} = 0$ , A1/A2 = 0).
- ☐ Present data for analog channel select to D0, D1.

D0	D1
CH0 = L	L
CH1 = H	L
CH2 = L	Н
CH3 = H	Н

☐ Present conversion resolution data to D3.

During the write mode the only available function of the  $\mu$ PD7002 is data input from the controlling system. When the write function is terminated the A/D conversion process starts.

#### The Conversion Process

During the "write" mode the internal sequence controller is initialized and ready to take control of the conversion process on the rising edge of the write pulse. All conversion functions take place with the  $\mu$ PD7002 in the "not selected" mode with the control signals set at:  $\overline{\text{CS}} = \text{"low}$ ,"  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  "high . . .  $\overline{\text{A0}}$ " and  $\overline{\text{A1}}$  "don't care." In the A/D section the analog signal is input via the multiplexer and compared to  $V_{\text{REF}}$  at pin 8 ( $V_{\text{REF}}$  sets the maximum full-scale input signal which can be converted). At this point the internal sample and hold for auto zero function and full scale correction are accomplished.

The processed analog signal is then passed to the analog section where the integrating capacitor is charged for a given time period controlled by the clock. In this case the period is 8192 clock periods. The capacitor is then terminated to ground and the falling slope is measured by the number of clock cycles to the zero crossing point. The number of clock cycles from peak to zero (falling slope) is proportional to the value of V<sub>IN</sub>. The integrator is then set up for the next conversion cycle.



The digital section converts the pulses from the analog section to 12-bit code and sends the converted code to the conversion data register where the data is latched and ready for "reading" by the controlling device. The data is then "read" in two bytes by addressing A0 and A1 while in the read mode. A1 = "low" A0 = "high" reads the high data byte (D0 to D7), and A1 = "high" A0 = "either" reads the low data byte (D7 to D4). During the low data byte read D0 to D3 are low and the data on D4 and D5 (bits 11 and 12) may not be accurate data

The internal status can also be checked while in the read mode by setting A0 and A1 both "low."

### **Operation of Individual Sections**

Sequence Controller (See Sequence Chart)

The Sequence Controller controls the internal sequence of A/D conversion and the operation of the three-state I/O buffer. It is initialized by the write mode operation (analog MPX address and 10-/8-bit choice). After the write mode operation, the Sequence Controller starts the A/D conversion, and outputs an EOC signal when the conversion is completed. There is no power-on-reset circuitry.

#### A/D Conversion Block

In the A/D section, an analog signal is input through the MPX and is compared to  $V_{REF}$ , after which it is converted to a digital output signal. Full scale analog input is equal to  $V_{REF}$ . GND as an analog input is equal to zero scale. A/D conversion time depends on both analog input voltage and conversion mode (10/8 bit).

## Three-State I/O Port Section

The three-state I/O port section is controlled by the Sequence Controller. It accepts the MPX address input and conversion mode input (10-/8-bit choice). The three-state I/O port section outputs the internal status and conversion data high/low bytes.

#### **Conversion Data Latch**

After the end of conversion, the A/D section outputs new data to the Data Latch. The output of the Data Latch is connected to the three-state I/O ports, and the data can be read at any time. When Data Read occurs simultaneously with an internal data transfer, a read error occurs Therefore, two read operations should be made, unless Data Read occurs after the end of conversion.

#### **Status Latch**

The status latch stores the status data internal to the chip, and the internal operation state can be referenced by the status data. Status includes the following:

 $\overline{\text{BUSY}}$ ,  $\overline{\text{EOC}}$ : Internal sequence state of  $\mu\text{PD7002}$ . Write mode operation sets  $\overline{\text{BUSY}}$ , and this is reset at the end of conversion.  $\overline{\text{EOC}}$  is set at the end of conversion, and High Byte Read Operation resets  $\overline{\text{EOC}}$ .

## MSB, 2nd; 10-/8-Bit Flag MPX

The data stored in the conversion Data Latch when the status reading operation is made can be output. Therefore, the data is refreshed at the end of conversion.

Access to the  $\mu$ PD7002 from the CPU can be made by both interrupt and polling methods. In the interrupt method use  $\overline{EOC}$  as an interrupt signal. In the polling method, use  $\overline{EOC}$  and  $\overline{BUSY}$  in Status Byte.

After the A/D conversion, the data in the conversion Data Latch does not change, and can be read repeatedly. Therefore, fundamental instructions like Load, Store, Move, etc. can be used to access data (by placing the address of the  $\mu$ PD7002 in memory area). Note that the access time (t<sub>RD</sub>) and the data setup time (t<sub>DW</sub>) of the  $\mu$ PD7002 are longer than that of the 8080 and 8085. The following program example shows the accessing of the  $\mu$ PD7002 by polling method in an 8080-based system.

MPX Channel Address Functions

MPX Address		Analog inp	ut Channel	
Bit	CHO	CH1	CH2	CH3
01	L	L	Н	H
De	L	Н	L	H



#### **Control Terminal Functions**

	Cont	roi Te	rmina	ils		internal	Data I/O				
ζŝ	RD	WR	A <sub>1</sub>	A7	Mode	Function	Terminals				
H	X	X	х	x	Not salected						
Ĺ	Н	Н	X	x	Not selected	<del>-</del>	High impedance				
L	Н	L	L	L	Write mode	Data latch A/D start	Input status, D $_1$ , D $_0=$ MPX address D $_3=$ 8-bit/10-bit conversion designation. Note 1, D $_7=$ Flag input.				
L	H	L	L	H	Not selected	<del>-</del>					
Ĺ	H	L	Н	L	Not selected	<u> </u>	High impedance				
L	H	L	Н	H	Test mode	Test status	Input status, Note 2				
L	L	Н	L	L	Read mode	internai status	$D_7=\overline{EOC},\ D_6=BUSY,\ D_5=MSB,\ D_4=2nd\ MSB,\ D_3=8/10,\ D_2=Flag\ Output,\ D_1=MPX,\ D_0=MPX$				
L	L	Н	L	H	Read mode	High data byte	D7-Dg = MSB - 8th bit				
	L	Н	H	L	Read mode	Low data byte	D7-D0 = 9th - 10th bit				
L	L	н	H	Н	Read mode	Low data byte	D3-D0 = L				

Notes: 1 Designation of number of conversion bits 8 bit = L, 10 bit = H

2 Test Mode used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.

#### **Bit Function**

		Write Mode			Read Mode		
		Function	Status Output	High Byte	Output	Low Byte	Output
Bit	1/0			10-Bit Note 2	8-Bit	10-Bit Note 2	8-Bit
B7	Output		EOC	MSB	MSB	9th	Note 3
D6	Output		Busy	2nd	2nd	L28	Note 3
05	Output		MSB Note 1	3rd	3rd	Q <sub>11</sub>	Note 3
D4	Quiput		2nd Bit Note 1	4th	4th	Q <sub>12</sub>	Note 3
D3	1/0	10/8-Bit	10/8-Bit Note 1	5th	5th	Law	Low
D2	1/0	Flag input	Flag Output Note 1	6th	6th	Low	Low
01	1/0	MPX Address	MPX Note 1	7th	7th	Law	Low
00	1/0	MPX Address	MPX Note 1	8th	8th	Low	Low

Notes: 1 Previous conversion data

2 In 10-bit mode, the  $\mu$ PD7002 operates as a 12-bit converter. Therefore, 11th and 12th bit data appear at Q<sub>11</sub> and Q<sub>12</sub>, and the output of Q<sub>11</sub> and Q<sub>12</sub> varies with analog input; however, the data contain internal noise and are meaningless.


3. Not to be determined




### Typical Applications

- 1. The high level input voltage of the  $\mu$ PD7002C is 2.2 V In a minimum component system configuration, tying 50 k $\Omega$  resistors to DB<sub>0</sub>-DB<sub>7</sub>, A<sub>0</sub>, A<sub>1</sub>,  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$ is recommended. The fan-out of DB<sub>0</sub>-DB<sub>7</sub> is 1 TTL level. In larger systems, use bus drivers as shown here.
- 2. Use EOC as an interrupt signal if you have an interrupt-driven system.
- 3. Use a 100 Hz low pass filter to decrease the conversion error Using the diode protection circuit shown here is effective protection against high voltage surges.
- 4. The  $\mu$ PD7002 uses the integration technique for A/D conversion, and it operates at a very low current level. The external integrating capacitor (CINT) is directly connected to the internal integrator. Using the guard pattern as shown below makes the operation less sensitive to leakage current.
- 5. Capacitors are tied to the X and X<sub>0</sub> pins to stabilize the oscillation, use a ceramic capacitor about 50 pF. About 50 ms is required for stable oscillation after initial power-on. Therefore, the first Write Mode Operation should occur after this interval.

#### Typical Microprocessor Interface




#### Use of Bus Drivers




## Typical Applications (Cont.)

#### **Diode Protection Circuit**



#### Guard Pattern




#### **Noise Reduction**

The µPD7002 is an integrating A/D converter, however, it operates at a relatively high speed and the normal mode noise rejection cannot be expected. Observance of the following points will minimize noise induction to the input of the analog circuit.

- ☐ Use lower impedance in GND connection
- ☐ Place the bypass capacitors for supply voltage and  $V_{REF}$  and analog input close to the  $\mu PD7002$  (one point GND is also effective)
- ☐ Isolate analog circuitry from digital circuitry.
  - Component layout
  - GND wire layout
  - Shielding of analog circuitry (pin configuration of the  $\mu$ PD7002 is suitable for the layout shown in the next figure)

## Shield for Analog Circuitry



#### APPLICATION HINTS

#### 1. EXTERNAL CLOCK

IF EXTERNAL CLOCK IS USED XI (PIN 2) SHOULD BE USED FOR CLOCK INPUT. XO (PIN 1) SHOULD BE LEFT OPEN.

#### 2. D 2 FLAG INPUT/OUTPUT

D 2 FLAG INPUT DURING WRITE MODE CAN FREELY BE SET OR RESET WITHOUT ANY INFLUENCE TO THE A/D CONVERTER ITSELF. D 2 FLAG OUTPUT DURING STATUS READ WILL HAVE THE CONTENTS AS PRO-GRAMMED DURING D2 INPUT.

INTERNAL RESOLUTION IS 12 BIT BUT 11TH AND 12TH BIT DATA CONTAINS THE INTERNAL NOISE ONLY, ALLTHOUGH THEY VARY WITH ANALOG INPUT. TO INTRODUCE THE 7002 AS A 10 BIT A/D CONVERTER SHOULD BE BETTER AND WILL STOP CONFUSION ON THIS MATTER.

TO MAKE THE 7002 LESS SENSITIVE AGAINST LEAKAGE CURRENT THE GUARD PIN (PIN 5 AND 7) SHOULD BE USED IN THE WAY SHOWN ON THE PAGE 20.