Labo n° 1

Microprocessor Architectures [ELEC-H-473]

RiSC16: internal processor behaviour 1/3

2014 - 2015

Introduction

This lab is about the internal behaviour of a RISC processor and goals are to:

- understand the internal behaviour of a simple processor
- write and test some programs in assembly code for this specific RISC processor
- watch this code running in simulation

You will use a RiSC16 processor which is a RISC processor developed for teaching by BRUCE JACOB (University of Maryland) for a course about microelectronics. This processor based on a Harvard architecture works on 16-bit data and instructions. It has 8 instructions, one 8×16 b-register bank, 256-word RAM and ROM are available.

The simplicity of the instruction set allows a quick learning curve and is enough to address complex problems. The internal structure of the processor is simple enough to be represented in a didactic way like on Figure 1.




Figure 1: RiSC16 - Simulation view

The user interface has 4 zones:

- the lower part groups the interaction possibilities: buttons provide reinitialisation (reset), execution (run), half-cycle execution, instruction execution and undo last instruction capabilities.
- The text zone above displays general informations about instruction execution. The cursor on the right can be used to follow each step of instruction execution and can be used to jump at any step of this instruction.
- The zone on the right shows and allows editing program and data memory. A third tab shows register, they can also be modified.
- The central zone shows the microprocessor representation

1 Processor description

Several blocks are used in this microprocessor:

- Program memory (PROG MEM) and Data memory (DATA MEM) Harvard architecture
- Internal register bank (Register Bank) to store operands and computation results. Register 0 (reg0) has a special meaning: it is a read only register containing the 0 value. A write in reg0 has no effect.
- The Arithmetic and Logic Unit (ALU) is used to execute the operations needed to execute instructions. 4 operations are possible:
 - 1. add two operands, used during ADD, ADDI, LW, SW
 - 2. bitwise NAND of two operands, used obviously during NAND
 - 3. no modification, result is OP1, used during LUI, JALR
 - 4. operand comparison, used during BEQ
- The Control Unit (CTL) decodes the opcode and configure other blocks accordingly. It's synchronised on the clock and can be used for rising edge or falling edge operation.
- The program counter PC0
- The instruction register
- The incrementer +1
- The adder (ADD) to compute the address for jumps (Branch with BEQ)
- The immediate value converter (left shift and sign extension)

Blocks and linked together using buses with width of 1, 3, 6, 10 or 16 bits. Control signals are:

- WE_rf: write in register bank
- FUNC_alu: operation to use
- Mux_rf, Mux_alu (1, 2), Mux_tgt, Mux_pc : select multiplexer input
- WE_dmem: write in data memory
- PSEN: read from program memory.
- WE_PCO : write data into PCO.

The instruction set has 8 elementary instructions. None of them can be replaced by any combination of other instructions and complex problems can be solved using only these 8 instructions. This architecture is RISC at its fate.

1.1 Instructions detailed description

Each instruction and how to code it is described below.

1.1.1 ADD :
$$R [regA] \leftarrow R [regB] + R [regC]$$

bits	3	3	3	4	3
ADD	000	regA	regB	0000	regC

Adds content from regB with content from regC and writes result in regA.

1.1.2 ADDI (ADD immediate) : $R [regA] \leftarrow R [regB] + immed$

bits	3	3	3	7
ADDI	001	regA	regB	signed immediate

Adds content from $\tt regB$ with an immediate 7-bit signed constant (-64 to 63) extended to 16-bits. Writes result in $\tt regA$.

1.1.3 NAND : $R[\text{regA}] \leftarrow \text{NOT}(R[\text{regB}] \& R[\text{regC}])$

Bitwise NAND using content from regB and regC. Writes result in regA.

1.1.4 LUI (LoadUpperImmediate) : $R [regA] \leftarrow immed << 6 \& 0xFFC0$

bits	3	3	10
LUI	011	regA	immediate (0 to 0x3FF)

Immediate 10-bit constant sign extended and written in regA.

1.1.5 LW (Load Word) : $R [regA] \leftarrow Mem [R [regB] + immed]$

bits	3	3	3	7
LW	100	regA	regB	signed immediate

Reads a word in memory at address (regB+immediate). Immediate 7-bit constant is sign extended to 16-bit before the addition. This is an indirect addressing with offset.

1.1.6 SW (Store Word) : $R [regA] \longrightarrow Mem [R [regB] + immed]$

bits	3	3	3	7
SW	101	regA	regB	signed immediate

Writes the content of regA to memory at address (regB+immediate). Immediate 7bit constant is sign extended to 16bit before the addition. This is an indirect addressing with offset.

1.1.7 BEQ (Branch if EQual):

$$\begin{aligned} \text{if } R \left[\text{regA} \right] =&= R \left[\text{regB} \right] \left\{ \text{PC} \longleftarrow \text{PC} + 1 + \text{immed} \right\} \\ \text{bits} & 3 & 3 & 7 \\ \text{BEQ} & \boxed{110} & \text{regA} & \text{regB} & \text{signed immediate} \end{aligned}$$

Compares content of regA and regB. If equal, PC is updated to $PC_{BEQ} + 1 + immed(extended)$ else PC is just incremented by 1.

1.1.8 JALR (Jump And Link using Register): $PC \leftarrow R [regB], R [regA] \leftarrow PC + 1$

Jumps to address stored in regB. Writes PC+1 in regA. This is a call with saved return address.

1.2 Pseudo Instructions

Other (pseudo-)instructions can be used:

1.2.1 NOP

$$NOP = ADD 0,0,0$$

This instruction does nothing because writing to reg0 has no effect (reg0 is read only).

1.2.2 RESET

RESET = JALR
$$0,0$$

This pseudo instruction changes PC to 0 and thus resets the processor. Registers and data memory remain unchanged.


1.2.3 MOVI

MOVI rx, imm(16bits) = LUI rx, immH(10bits); ADDI rx, rx, immL(6bits)


This pseudo instruction can be used to load a 16-bit immediate constant to reg(rx). Two instructions are used to perform this pseudo instruction. LUI loads the upper 10 bits and ADDI loads the 6 lower bits. To avoid any unexpected side effect during assembly, be sure to add a NOP after this instruction. The NOP will be replaced by the ADDI instruction.

Depending on their size, immediate constants are extended to 16 bits:

- Immediate 7bit signed constants (from -64 to 63) are sign-extended to 16 bits before they are used.



- Immediate 10bit constants are unsigned numbers from 0 to 1023.



1.2.4 HALT

This pseudo instruction stops the simulator.

1.3 Instruction execution

All instructions are executed in 4 stages:

- 1. IF Instruction Fetch: instruction is copied from the program memory to the instruction register
- 2. ID/RF Instruction Decode/Register Fetch: instruction decoding and operand extraction
- 3. EX Execute: instruction execution in the ALU
- 4. WR Write Back: result saving or data memory access

As the RiSC-16 is a RISC architecture¹, all instructions have the same execution time, which is 20 half clock-cycles. Control signals are activated considering the slowest instruction, which is BEQ. The details of a machine cycle (execution of one instruction) are detailed in Table 1 on the next page.

¹Incredible, isn't it?

SSOT	
Architectures Labo n°	
Labo n°	
::	
1: RiSC16 1/3	
$\frac{1}{3}$	

Stag	e:	IF			ID/RF			EX			WB		
Half-cy	vcle:	1-2-3	4-5	6-7	8	9	10 - 11 - 12	13–14	15–16	17	18	19	20
				CTL+RF(src1)	CTL+Mux_RF+RF(src1)	Mux_RF	RF(src2)	ALU		Mux_PC	RF+Mux_PC	RF+PC	RF+PC
ADDI	001	ROM	$_{\rm IR}$	CTL+RF(src1)+Sign_ext	CTL+RF(src1)			ALU		Mux_PC	RF+Mux_PC	RF+PC	RF+PC
NAND	010	ROM	IR	CTL+RF(src1)	$CTL+Mux_RF+RF(src1)$	Mux_RF	RF(src2)	ALU		Mux_PC	RF+Mux_PC	RF+PC	RF+PC
LUI	011	ROM	$_{\rm IR}$	CTL+Left_Shift	CTL			ALU		Mux_PC	RF+Mux_PC	RF+PC	RF+PC
LW	100	ROM	IR	CTL+RF(src1)+Sign_ext	CTL+RF(src1)			ALU	datam	datam+Mux_PC	RF+Mux_PC	RF+PC	RF+PC
SW	101	ROM	IR	CTL+RF(src1)+Sign_ext	CTL+Mux_RF+RF(src1)	Mux_RF	RF(src2)	ALU	datam	datam+Mux_PC	Mux_PC	PC	PC
BEQ	110	ROM	IR	CTL+RF(src1)+Sign_ext	CTL+Mux_RF+RF(src1)+ADD	Mux_RF+ADD	RF(src2)	ALU	CTL	CTL+Mux_PC	Mux_PC	PC	PC
JALR	111	ROM	$_{\rm IR}$	CTL+RF(src1)	CTL+RF(src1)		, ,	ALU		Mux_PC	RF+Mux_PC	RF+PC	RF+PC

Table 1: Detailed instruction processing

page 6

2 Simulation dynamics

Most elements are asynchronous, which means that no register buffers data between blocks but the control unit:

- is synchronous to the clock
- provides control signal WE just after clock rising edges for write operations to the PC, to the register bank and to the data memory.
- provides a read in ROM signal PSEN just after a clock rising edge, which provides a synchronisation on instruction reading. An instruction is extracted each 20 $\frac{1}{2}$ cycles precisely.

The simulator aims at exposing in detail the internal processor behaviour during execution. To highlight and ease understanding, three colors are used for different states:

- Green: used to show that the block is busy: input data is stable and the block is processing them. This transient state ends after the propagating time in the block. This state is irrelevant for busses.
- Orange: this states follows the previous one. The block has processed data and the result is available. Output signals also take that stable state.
- Default color: this color is used for "has been used" and for default state. Default state means
 that the block has not yet received data for the current instruction. State "has been used"
 means that the block has provided its result to the other blocks and will not do anything until
 the next instruction.

Figure 2 shows the different states and the associated colors. Lines represent output buses for a specific block.



Figure 2: Transitional, stable and "Has been used" states.

After opcode decoding, unused blocks in the instruction will be greyed. See ADD and DATA MEM on Figure 1 on page 1. It's not a specific state but it is used to de-emphasize unused blocks to ease user thoughts by highlighting only relevant blocks.

Any greyed block will provide a signal computed from its input but the actual value is useless, and so is not displayed.

The simulation might show a synchronous behaviour because of instantaneous color change and aligned on clock edges to ease the simulator design and thus does not represent the behaviour of an actual implementation of the RiSC16. Most blocks have a propagating time lower than a half-period, as shown on Figure 2.

3 The Simulator

The assembly program can be loaded into the simulator from two sources:

- Writing instruction directly in the ASM column in "Program memory" window. To update
 the program memory with the modified instructions, use the "assembly" button. The pseudo
 instruction MOVI will be replaced by two instructions so an empty line must follow this instruction.
- Importing an external file using the "File import ROM" menu.

Several features are available when editing your program in an external file:

- Comments: anything after "//" on a single line
- Any hexadecimal constant must begin with the "0x" notation.
- Place instruction at specific address: "@" followed by constant value must be added before the instructions
- Labels: Labels are defined using a name+":" at the beginning of a line

Syntax for instructions is defined as:

```
label:<space>opcode<space>field1, field2, filed3<space>// comments
```

Where:

- label: optional label
- // comments: optional comment
- opcode: opcode of the instruction (mandatory)
- field1, 2, 3: fields that can be register numbers, constants (instruction dependant)

The program is assembled when the file is imported (menu "File-Import ROM"). A program modified inside the program memory can also be saved to a file. Several files can be imported. Overlapping memory segments have the value of the last imported file. Importing and exporting RAM is also possible.

An example is given in Listing 1.

```
2,0,1
                  addi
                  sw
                           2,1,0
                  addi
                           1,1,1
                  sw
                           2.1.0
                  addi
                           1,1,1
                           3,2,2
                  add
                  sw
                           3,1,0
                  addi
                           1,1,1
                  addi
                           7,0,7
loop:
                  beq
                           7,0,end
                  lw
                           2,1,-2
                           3,3,2
                  add
                  sw
                           3,1,0
                           1,1,1
                  addi
                  addi
                           7,7,-1
                           0,0,loop
                  beq
end:
                  halt
```

Listing 1: Example code

Known bugs: To update labels, save and import your file. Don't forget to "assembly" after code changes.

4 Manipulation

Question 1. Explain what is the example on listing 1 on the preceding page doing? Detail the state of registers and the state of the PC after each instruction.

Question 2. Load exemple1.txt and run the simulation. Explain the internal behaviour for each instruction.

Question 3. Using the graph in annexe 3 on the next page, draw the chronogram for the BEQ instruction. Signals on the graph are output of blocks of the processor.

Question 4. Write² a program which shifts to the left the content of reg5.

Question 5. Write² a program which extracts the most significant bit from reg1 and stores the value (0/1) in reg7.

Question 6. Write² a program which shifts to the left a 32-bit value stored in reg6(MSB), reg5.

Question 7. Write² a program which adds the unsigned content of reg1 and reg2 and writes the result in reg3 and the carry bit in reg4.

Question 8. Write² a program which adds the unsigned content of 32-bit numbers stored in reg4(MSB), reg3 and reg6(MSB), reg5 and writes the result in reg4(MSB), reg3.

Question 9. Write² a program which multiplies the (unsigned) content of reg1 and reg2 and writes the result into reg4(MSB), reg3.

Question 10. How would you modify this processor to make it synchronous? What does this imply on the hardware and on the design?

²And test it using the online verification tool, the results will be included in the quotation of these labs, see Lab4 for more details.




Figure 3: BEQ chronogram