

4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- 10.8 Microsecond Instruction Cycle

- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40°
 to +85°C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.

The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.




Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

March 1987

Order Number: 231982

Pin Description



Do-D3

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

CM-RAMO - CM-RAMO

CM-RAM outputs. These are the bank selection signals for the 4002 RAM chips in the system.

φ₁. φ₂

Two phase clock inputs.

Vzs

Most positive voltage.

VDD

Vss -15 ±5% main supply voltage.



instruction Set Format

A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during M_1 and M_2 times respectively.




Table I. Machine Instruction Format

B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats



4004 Instruction Set BASIC INSTRUCTIONS (* = 2 Word Instructions)

Hez Cede	MIEMONIC	OPA 0, 0, 0, 0,	0 PA 0, 0, 0, 0,	DESCRIPTION OF OPERATION
00	NOP	0000	0000	No operation.
1 .	*JCN	0 0 0 1 A, A, A, A,	C, C, C, C. A, A, A, A,	Jump to ROM address A_2 A_2 A_3 , A_4 , A_5 , A_6 , A_8 , (within the same ROM that contains this JCN instruction) if condition C_1 , C_2 , C_3 C_4 is true, otherwise go to the next instruction in sequence
2 ·	* FIM	0 0 1 0	R R R O 0, 0, 0, 0,	Fetch immediate (direct) from ROM Data D_2 \bar{D}_1 D_2 D_3 D_4 D_5 D_6 D_6 D_6 to index register pair location RRR
3 ·	FIN	0 0 1 1	RRRO	Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.
3 ·	JIN	0 0 1 1	RRR1	Jump indirect. Send coments of register pair RRR out as an address at A_τ and A_z time in the instruction cycle.
4:	. JUN	0 1 0 0 A, A, A, A,	A, A, A, A, A, A, A, A,	Jump unconditional to ROM address A ₂ A ₃ A ₃ A ₃ A ₂ A ₂ A ₂ A ₃ A ₁ A ₁ A ₂ A ₃
5 ·	*JMS	0 1 0 1 4,4,4,4	A, A, A, A, A, A, A, A,	Jump to subroutine ROM address A ₂ A ₃ A ₃ A ₃ A ₃ A ₄ A ₇ A ₇ A ₇ A ₇ A ₈
6 -	INC	0 1 1 0	ARRA	Increment contents of register RRRR
7 -	*152	0 1 1 1 A, A, A, A,	R R R R A, A, A, A,	Increment contents of register RRRR. Go to ROM address A, (within the same ROM that contains this ISZ instruction) if result ≠ 0, otherwise go to the next instruction in sequence
8.	A00	1000	ARRR	Add contents of register RRRR to accumulator with carry
9.	SUB	1 0 0 1	ARRA	Subtract contents of register RRRR to accumulator with borrow
A ·	LD	1010	RARA	Load contents of register RARR to accumulator.
8.	ж	1 0 1 1	RRRR	Exchange cuntents of index register RRRR and accumulator
c ·	BBL	1100	0000	Branch back (down 1 level in stack) and load data 0000 to accumulator.
D.	LOM	1 1 0 1	0000	Load data 0000 to accumulator
FO	CLB	1111	0000	Clear both (Accumulator and carry)
F1	CLC	1111	0 0 0 1	Clear carry.
F2	IAC	1111	0 0 1 0	Increment accumulator.
F3	CMC	1111	0011	Complement carry
F5	RAL	1111	0 1 0 1	Rotate left (Accumulator and carry)
F6	RAR	1111	0110	Rotate right: (Accumulator and carry)
77	TCC	1111	0111	Transmit carry to accumulator and clear carry.
A	DAC	1111	1000	Decrement accumulator
FS	TCS	1111	1001	Transfer carry subtract and clear carry
FA	STC	1111	1010	Set carry
FB	DAA	1111	1011	Decimal adjust accumulator.
FC	KBP	1111	1 1 0 0	Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code.
FD	DCL	1111	1101	Designate command line.



4001/4002/4008/4009/4289 INPUT/OUTPUT AND RAM INSTRUCTIONS

Hez Code					0,1	Of D,		0,	DESCRIPTION OF OPERATION				
2 ·	SRC				0		R	A	R	1	Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at X, and X, time in the instruction cycle.		
ΕO	WRM	1	1	1	0		0	0	0	0	Write the contents of the accumulator into the previously selected RAM main memory character		
E1	WMP	1	1	1	0		0	0	0	1	Write the contents of the accumulator into the previously selected RAM output port (Output Lines)		
E2	WRR	1	1	1	0		0	0	1	0	Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)		
E3	WPM	1	1	1	0	ŀ	0	0	1	1	Write the contents of the accumulator into the previously selected half byte of read/write program memory (used with 4008/4009 or 4289 only)		
E4	WRO	1	1	1	1 0)	0	1	0	0	Write the contents of the accumulator into the previously selected RAM status character 0.		
E5	WR1	1	1	ì	0		0	1	0	1	Write the contents of the accumulator into the previously selected RAM status character 1		
Eß	WR2	ţ	1	1	C		0	1	5	٥	Write the contents of the accumulator into the previously selected RAM status character 2.		
E7	WR3	1	١		1 ()	0	1	1	1	Write the contents of the accumulator into the previously selected RAM status character 3		
EB	SBM	1	1		1 0	1	ı	0	ū	0	Subtract the previously selected RAM main memory character from accumulator with borrow		
E9	RDM	1	1		1 ()	1	0	0	1	Read the previously selected RAM main memory character into the accumulator		
EA	ROR	1	1	1	1 ()	1	0	1	0	Read the contents of the previously selected ROM input port imo the accumulator (I/O Lines)		
EB	ADM	1	1	1	1 ()	1	0	1	1	Add the previously selected RAM main memory character to accumulator with carry		
EC	RD0	1	1)	1 ()	1	1	0	0	Read the previously selected RAM status character 0 into accumulator		
ΕŪ	AD1	1	1		1 ()	1	1	0	1	Read the previously selected RAM status character 1 into accumulator		
ΕĘ	FI02	1	1		1 0)	1	,	1	0	Read the previously selected RAM status character 2 into accumulator		
EF	RO3	1	1	,	1 ()	1	1	1	1	Read the previously selected RAM status character 3 into accumulator		

.



4004 Instruction Codes

Hex	Mnomenic	Hex N	Inemosis	Hex Manmonic	Hex	Mosmonic
00	- 72.	40 J	UN]	80 ADD 0	CO	BBL 0
01	- 2,520		UN	81 ADD 1	C1	88L 1
02	- , , , , ,		UN	82 ADD 2	CZ	BBL 2
03 04	<u> </u>		UN	83 ADD 3	C3	88L 3
05			UN	84 A00 4 85 A00 5	C4	BBL 4
06	_		UN	85 ADD 5	CS CS	88L 5 88L 6
07	<u>-</u> - 5-95		UN	87 ADD 7	C7	8BL 7
08			ŬŇ	88 ADD 8	C8	BBL 8
09	-		UN	89 ADD 9	C9	BBL 9
OA.	- 20 10 1		UN	8A ADD 18	CA	BBL 10
08	-		UN	88 ADD 11	CB	BBL 11
00	-		UN	8C A0D 12	CC	BBL 12
0D 0E	. <u>.</u>		UN Second hex	8D ADD 13 8E ADD 14	CD	BBL 13
OF	<u>- I</u>		UN Second hex UN digit is part	8E ADD 14 8F ADD 15	CE CF	BBL 14 88L 15
10	JCN CN-0		MS of jump	90 SUB 0	00	FDW 0
ii	JCM CN-1 also JMT		MS address.	91 SUB 1	D1	LDM
12	JCN CN=2 also JC		MS	92 SUB 2	02	LOM 2
13	JCM CM-3		MS	93 SUB 3	D3	LOM 3
14	JCN CN=4 siso JZ		MS	94 SUB 4	04	LDM 4
15	JCN CN-5		MS	95 SUB 5	05	LDM 5
16	JCN CN-6		MS ue	96 SUB 6	06	LDM 6
17	JCN CN-7 JCN CN-8		MS MS	97 SUB 7 98 SUB 8	07	LDM 7 LDM 8
19	JCN CN-8 also JT		MS	98 208 9	08 09	LDM 8
1A	JCN CN=10alm JNC		MS	9A SUB 10	DA	LDM 10
18	JCN CN-11		MS	96 SUB 11	08	LDM 11
10	JCN CN=12 also JNZ		MS	9C SUB 12	DC	LDM 12
10	JCN CN-13		MS	90 SUB 13	00	LDM 13 F
16	JCN CN-14		MS	9E SUB 14	DE	LDM 14
1F	JCM CN=15	•	MS _	9F SUB 15	DF	LDM 15
20 21	FIM 0 SRC 0		NC 0 NC 1	A0 LD 0	£0	WRM
22	FIM 2		NC 2	A1 LD 1 A2 LD 2	E1 E2	WMP WRR
23	SRC 2		NC 3	A3 LD 3	£3	WPM
24	FIM 4		NC 4	A4 LD 4	E4	WRO
25	SRC 4		NC 5	A5 LD 5	E5	WR1
20	FIM &		NC 6	AS LD S	EG	WR2
27	SRC 6		MC 7	A7 LD 7	£7	WR3
28	FIM 8		MC 8	A8 LD 8	E8	SBM
29	SRC 8		MC 9	AS LD S	E9	RDM "
2A 28	FIM 10 SRC 10		NC 10 NC 11	AA LD 10 AB LD 11	EA EB	RDR ADM
2C	FIM 12		NG 12	AC LD 12	EC	
20	SRC 12		NG 13	AD LD 13	ED	
2E	FIM 14		NC 14	AE LD 14	EE	RD2
2F	SRC 14		NC 15	AF LD 15	EF	RD3
30	FIN 0		SZ 0	BO XCH O	FO	CLB
31	JIM 0		SZ 1	B1 XCH 1	F1	CLC
32	FIN 2 JIN 2		52 2 \$2 3	82 XCH 2 83 XCH 3	F2 F3	IAC CMC
34	FIN 4		\$Z 4	B4 XCH 4	F4	
35	JIN 4		\$Z 5	85 XCH S	F5	RAL
36	FIN 6		SZ 6	BE XCH E	F6	RAR
37	JIM 6	77 1	SZ 7	87 XCH 7	F7	TCC
38	FIN 8	78 1	SZ #	BS XCH S	FB	DAC
39	JIM \$		\$Z 1	BS XCH S	F9	TCS
34	FIN 10		\$Z 10	BA XCH 10	FA	
32	JIN 10		\$Z 11	88 XCH 11	FB	
30	FIN 12 JIN 12		SZ 12	BC XCH 12 BD XCH 13	FC FD	
30 3E	JIN 12 FIN 14		\$2 13 \$2 14	BO XCH 13 BE XCH 14	FE	-
*	JIN 14		SZ 15	BF XCH 15	FF	-
	**** 1**	** *	- '-	J 71 71 10		



Absolute Maximum Ratings*

Ambient Temperature Under Bias Storage Temperature Input Voltages and Supply Voltage with respect to Vss Power Dissipation

.... 0°C to 70°C

"COMMENT:

-55°C to + 125°C Stresses above those listed under "Absolute Meximum Retings" may cause permanent demage to the device. This is a stress rating only and functional operation of the device at these or any other +0.5V to -20V conditions above those indicated in the operational sections of this

.... 1.0 Watt specification is not implied.


D.C. and Operating Characteristics

 $T_A = 0$ °C to 70°C; $V_{SS} - V_{DD} = 15V \pm 5\%$; $t_{dPW} = t_{dD1} = 400$ nsec; logic "0" is defined as the more positive voltage (VIH, VOH); logic "1" is defined as the more negative voltage (VIL, VOL); Unless Otherwise Specified.

SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max,	Unit	Test Conditions
פס	Average Supply Current		30	40	mA	TA=25°C
NPUT CH	ARACTERISTICS					
lu	Input Laskage Current			10	μA	V _{IL} =V _{DD}
VIH	Input High Voltage (Except Clocks)	V ₅₅ -1.5		V ₅₅ +.3	V	
VIL	Input Low Voltage (Except Clocks)	V _{DD}		V ₈₅ -5.5	٧	
VILO	Input Low Voltage	Voo		V ₃₅ -4.2	v	4004 TEST Input
VIHC	Input High Voltage Clocks	V ₅₆ -1.5		V ₃₆ +.3	٧.	
VILC	Input Low Voltage Clocks	V _{DD}		V ₃₅ -13.4	~	
OUTPUT	CHARACTERISTICS					
Įro	Data Bus Output Leekage Current		7 17 17	10	μА	Vour=-12V
Чон	Output High Voltage	V ₈₈ 5V	V _{SS}		٧	Capacitance Load
ρL	Data Lines Sinking Current	8	15		mA	Vour=Vss
Pr.	CM-ROM Sinking Current	6.5	12		mA	Vour=Vss
ю.	CM-RAM Sinking Current	2.5	6		mA	Vour=Vss
Vol	Output Low Voltage, Data Bus, CM, SYNC	V ₈₈ -12		V85-6.5	٧	OL=0.5mA
ROH	Output Resistance, Data Line "0" Level		150	250	Ω	Vour=Vss5V
ROH	CM-ROM Output Resistance, Data Line "0" Level		320	600	Ω	Vour=V355V
ROH	CM-RAM Output Resistance, Data Line "0" Level		1.1	1.8	kΩ	Vour=Vss5V
CAPACIT	ANCE					
C.	Clock Capacitance		14	20	pF	VIN-VES
COB	Deta Bus Capacitance		7	10	ρF	V _{IN} =V _{SS}
CIN	Input Capacitance			10	ρF	Vin-Vas
Cour	Output Capacitance			10	pF	V _{BN} = V _{SS}

Typical D.C. Characteristics



A.C. Characteristics

 $T_A = 0^{\circ} C$ to $70^{\circ} C$, $V_{SS} - V_{DD} = 15V \pm 5\%$

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
tcy	Clock Period	1.35		2.0	µsec	
₩ A	Clock Rise Time			50	ns i	
U F	Clock Fall Times			50	ns	
	Clock Width	380		480	ns .	
-	Clock Delay \$1 to \$2	400		560	ns	
	Clock Delay #2 to #1	150			ns	
	Data-In, CM, SYNC Write Time	360	100		ns	
	Data-In, CM, SYNC Hold Time	40	20		m	
	Data Bus Hold Time During M ₂ -X ₁ and and X ₂ -X ₃ Transition.	150			ns	
tos[2]	Set Time (Reference)	0			ns	
	Data-Out Access Time Data Lines Data Lines SYNC CM-ROM CM-RAM			930 700 930 930	ns ns ns ns	COUT = 500pF Data Lines 200pF Data Lines 41 500pF SYNC 180pF CM-ROM 50pF CM-RAM
₹ОН	Data-Out Hold Time	60	150		res .	C _{OUT} =20pF

Notes: 1. t_H measured with $t_{\phi R}$ = 10nssc.

2. TACC is Data Bus, SYNC and CM-line output access time referred to the \$\phi_2\$ trailing edge which clocks these lines out. \$\partial 0 \text{s}\$ is the some output access time referred to the leading edge of the next ϕ_2 clock pulse.

3. All MCS-40 components which may transmit instruction or data to the 4004 at M2 and X2 always enter a float state until the 4004 takes over the data bus at X1 and X3 time. Therefore the tyl requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change fester than 1 V/µs.

4. C_{DATA} BUS = 200pF if 4008 and 4009 or 4289 is used.






Figure 1. Timing Diegram.




Figure 2. Timing Detail.