

PRELIMINARY

DATA

SHEET

MAY, 1976

MCS6500 MICROPROCESSORS

The MCS6500 Microprocessor Family Concept ----

The MCS6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock osscillators and drivers. All of the microprocessors in the MCS6500 group are software compatible within the group and are bus compatible with the M6800 product offering.


The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

Features of the MCS6500 Family

- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- . Eight bit parallel processing
- . 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus


- . Instruction decoding and control
- Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . 1MHz and 2MHz operation
- . On-the-chip clock options
- * External single clock input
- * RC time base input
- * Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

Members of the Family



Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	Vdc
INPUT VOLTAGE	Vin	-0.3 to +7.0	Vdc
OPERATING TEMPERATURE	TA	0 to +70	°C
STORAGE TEMPERATURE	TSTG	-55 to +150	° C


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.


ELECTRICAL CHARACTERISTICS (Vcc = 5.0V \pm 5%, Vss = 0, TA = 25° C)


 \emptyset_1 , \emptyset_2 applies to MCS6512, 13, 14, 15, \emptyset_0 (in) applies to MCS6502, 03, 04, 05 and 06


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	v _{IH}	Vss + 2.4		Vcc	Vdc
$ \begin{array}{c} \text{Logic}, \emptyset \\ \emptyset_1, \emptyset_2 \end{array} $ \circ (in)		Vcc - 0.2	5	Vcc + 0.25	
Input Low Voltage	VIL				Vdc
$ \begin{array}{c} \operatorname{Logic}, \emptyset_{0} \\ \emptyset_{1}, \emptyset_{2} \end{array} $		Vss - 0.3 Vss - 0.3	-	Vss + 0.4 Vss + 0.2	
Input High Threshold Voltage	VIHT				
RES,NMI,RDY,IRQ,Data, S.O.		Vss + 2.0	<u>155</u>	729	Vdc
Input Low Threshold Voltage	VILT	· ·			
RES,NMI,RDY,IRQ,Data, S.O.		-	-	Vss + 0.8	Vdc
Input Leakage Current (V = 0 to 5.25V, Vcc = 0)	1 _{in}				
Logic (Excl.RDY, S.O.) Ø1, Ø2		-:	*	2.5 100	μ Α Δ
Ø ₀ (in)		_	_	10.0	µА
Three-State (Off State) Input Current	ITSI				μА
(V _{in} = 0.4 to 2.4V, Vcc = 5.25V) Data Lines	3,555	-	21	10	
Output High Voltage (I _{LOAD} = -100µAdc, Vcc = 4.75V)	нс				
SYNC, Data, A0-A15, R/W		Vss + 2.4	-	-	Vdc
Output Low Voltage (I _{LOAD} = 1.6mAdc, Vcc = 4.75V)	V _{OL}				
SYNC, Data, A0-A15, R/W		-		Vss + 0.4	Vdc
Power Dissipation	P _D	-	. 25	.70	W
Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz)$	С				pF
Logic	Cin	-	-	10	
Data AO-A15,R/W,SYNC	1	-	-	15 12	
Ø _{o(in)}	C _{out}	=:	=	15	
	C _Ø o(in)	_	30	50	
Ø ₁	Ø ₁	-	572.794	9526900	
Ø ₂	Cø2		50	80	

Note: IRQ and NMI require 3K pull-up resistors.









Note: "REF." means Reference Points on clocks.

INSTRUCTION SET - ALPHABETIC SEQUENCE

DEC Decrement Memory by One DEX Decrement Index X by One DEY Decrement Index Y by One ADC Add Memory to Accomplator with Carry PHA Push Accumulator on Stack AND "AND" Memory with Accumulator ASL Shift left One Bit (Memory or Accumulator) PHP Fush Processor Status on Stack Pull Accumulator from Stack PLP Pull Processor Status from Stack Branch on Carry Clear EDR "Exclusive-or" Memory with Accumulacor Branch on Carry Clear Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator ROL Rotate One Bit Left (Memory or Accumulator) INC Increment Memory by One ROR ROR Rotate One Bit Right (Memory or Accumulator) RTI Return from Interrupt Increment Index X by One INY Increment Index Y by One Branch on Result Minus RTS Return from Subroutine Branch on Result not Zero Branch on Result Plus BNE JMP Jump to New Location JSR Jump to New Location Saving Return Address SBC Subtract Memory from Accumulator with Borrow Force Break Branch on Overflow Clear SEC Set Carry Flag SED Set Decimal Mode Set Interrupt Disable Status Store Accumulator in Memory Store Index X in Memory BVS Branch on Overflow Set LDA Load Accumulator with Memory SET LDX Load Index X with Memory LDY Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator) CLU Clear Larry Flag
CLL Clear Decimal Mode
CLI Clear Interrupt Disabla Bit
CLV Clear Overflow Flag
CMP Compare Memory and Accountator
CFX Compare Memory and Index X
CPY Compare Memory and Index X STY Store Index Y in Memory NOP No Operation TAY Transfer Accumulator to Index 5 CRA "OR Memory with Accumulator TSX Transfer Stack Printer to Index X TXX Transfer Index X to Accumulater TXS Transfer Index X to Stack Pointer TYA Transfer Index Y to Accumulator

ADDRESSING MODES

- ACCUMULATOR ADDRESSING This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.
- IMMEDIATE ADDRESSING In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.
- ABSOLUTE ADDRESSING In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.
- ZERO PAGE ADDRESSING The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.
- INDEXED ZERO PAGE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.
- INDEXED ABSOLUTE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.
- IMPLIED ADDRESSING In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.
- RELATIVE ADDRESSING Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.


The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

- INDEXED INDIRECT ADDRESSING In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.
- INDIRECT INDEXED ADDRESSING In indirect indexed addressing (referred to as (Indirect),Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.
- ABSOLUTE INDIRECT The second byte of the instruction contains the low order eight bits of a memory location.

 The high order eight bits of that memory location is contained in the third byte of the instruction.

 The contents of the fully specified memory location is the low order byte of the effective address.

 The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



INS	TRUCTIONS	IM	MED	ATI	A	850	LUT	E ZE	RO P	AGE	Al	CUM		IMP	LIED	14	IND,	X)	(11	ND),	γ	2,8	AGE.	x	A	85, X		A	S, Y		REL	ATI	VE	IN	DIRE	CT	2,5	AGE	Y] (COM	VDIT	TION	1 00	ODE
MNEMONIC	OPERATION	OF	K		OP	N	#	OP	N	#	OP	N	# 0	P N	#	OP	N	*	CP	N	#	OP	V	#	OP.	N	#	00	N	#	OP	N	#	OP	N	#	OP	N	#	N	S	C	1		D
ADC	A+M+C - A (4) III	69	2	7	60	4	3	65	3	2			1	1	\top	61	6	2	71	5	2	75	4	2	70	4	3	79	4	3										1	- 2	1	-		20
AND	AAM≠A III	29	2	2	20	4	3	25	3	2			1			21	6	2	31	5	2	35	4	2	30	4	3	39	4	3	- 1						1			1	7	-			÷
ASL	Ce(7		ı		9 E	6	3	86	5	2	gA.	2	1				1		П			16	6	2	16	7	3			- 1										2	7	v	100		
всс	BRANCH ON C-8 2		ı	ı					П				-																		90	2	2							-					
BCS	BRANCH ON C=1 (2)												- 1														1			-1	92	2	2	ara						-	-	-	350		-
BEQ	BRANCH ON 2-1 121	t	t	t	T	T		T	\vdash		П		1		1	1										-	T	T		T	FE	2	2			Г	П		Г	-	-				
BIT	AAM		1		20	4	3	24	3	2			- 1									- 1											1							м,	, 1	-	55	-	
BMI	BRANCH ON Nº! 124				1	T		0.00	12				1																		38	2	2							-	-	-	-		
BNE	BRANCH ON 2+0 121				1								1									- 1				1				-	Da	2	2		1			ч		-	-	-	-		-
BPL	BHANCH ON N-0 121				1								- 1													-1	-1				13	2	2					10		-	-	-	-		-
BRK	(See Fig. 1)		t	t	1	1	1	+		•			0	0 7	1	3	- 3				- 6		П	\neg		T											Г		Г	-	-	-	1	-	
BVC	BRANCH ON V-0 121	П	L					1					-1																		52	2	2				1			-					
BVS	BRANCH ON V=1 121	1							1			19											- 1							- 1	78	2	2							-	-	-	-		-
CLC	9 + C	ı											- -	8 2	1																									-	-		-		
CLD	0 + D	1						1	1				- 10	DB 2	1											- 1	-1			- 1	-					١.				-	-	-	-	- 1	0
CLI	0+1		T	T	1	t		T					1	8 2	1	T						П	П	П			T	T		П		П								-	-	12)	3
CLV	8 + V	П	1	1									1	8 2	1			1	Ш											- 1										-	-	-		1	8
CMP	A-M (1)	ce	2	2	CC	1	3	cs	3	2			- 1			CI	6	2	DI	5	2	05	4	2	00	4	3	D9	a	3										12	4	1			
CPX	X-M	ER	2	2	EC	4	3	E4	3	2			- 1						Ш							- 1								П						1	1				
CPY	Y-M	CE	2	2	cc	4	3	C4	3	2			- 1	1																				311						1	ý			_	
DEC	M 1 + M	t		1	CE	6	3	C6	5	2			1	1		T			П			D6	6	2	υE	2	3	Т	Т	П				П					Г	2	4	-			
DEX	X-1 + X .		1	1					1000			- 1	k	A					Ш												- 1			Ш						1	1	-		-	
DEY	Y-1 + Y		1										a	8											Ш															3		-			
EOR	A W M + A III	49	2	1	40	4	3	45	3	2			- 1			41	6	2	6.	5	2	55	4	2	5D	4	3	59	1	3		i		Ш						1	1	100	- 20		-
INC	M + 1 + M				EE	6	3	EG	5	2												F6	6	2	FF	7	3														¥	-	-		
I N X	X+1 + X	1	T		3			1				1	6	8 2	1							-		П			П			T									Г	1	V		-		N.
INY	Y+1 + Y	1						1	1	1			:	8 2	1		1											-		-			9							4	V	-	-	÷	
JMP	JUMP TO NEW LOC				40	3	3		1																			-						60	5	3				-	-		-		•
SR	(See Fig. 2)JUMP SUB				20	6	3									1					П												ř							-	-	30	188	: 5	200
LDA	M + A (1)	A	1 2	1:	A	0 4	3	AS	3	2		. 1	_1	-		A	6	12	81	5	2	35	4	2	BD	4	3	89	4	3										1	v	-			

		IMI	dE DI	ATE	AB	SOL	UTE	SE	RO P	AGE	A	CCUN	ı. I	IME	LIED	I	(IN	D,X	J	(IN	01,4	12,	PAGE	1, x		8S. 3		A	BS. "	γ.	REL	ATIVE	1	NDI	RECT	2,	PAG	E,Y	c	OND	TIO	N CC	ЖE
NEMONIC	OPERATION	OP	N		OP	N	#	OP	N	#	OP	N	#	OP	N	#	OP	N	# (OP N	#	OP	N	#	OP	N	#	OP	N	n	OP	N #	0	PN	#	OP	N	#	N	2	c	1	D.
LDX	M + X (1)	A2	2	2	AE	4	3	A6	3	2			П			1		T	T			Т						B€	4	3			Т	Т	Т	86	4	2	1	1	-	-	-
DY	M + Y (1)	AD	2	2	AC	4	3	A4	3	2	П		1				-	- 1		3		84	4	2	BC	4	3	Ш					- 1			1			1	1	000	- 0	-
LSR	g+(*				4E	6	3	46	5	2	4A	2	1			- 1		-	П			56	6	2	SE	1	3	Ш								1					1		-
NOP	NO OPERATION						1							EA	2	1	- 1				1	0.00		1				П				1		1	4		1						2
ARO	AVM + A	89	2	2	e D	4	3	95	3	2							01	6	2 1	1 5	2	15	4	2	10	4	1	18	4	3				i.			Ĺ		1	1			
PHA	A→ Ms S-1→ S	-	1		T	Т	T		т		П			48	3	3	\top	7	\top		1	T	1										T	T					+	+	-		-
PHP	P Ms S-1 5										Ш		- 1	88	3	9							1		Н										1				Ξ		= 0	398	-
PLA	S+1-+S MiA										П			58	4	Ť															1			1				Н	1	1			
PLP	511-5 Mx-P						1	L			Ш		. 1	28	4	î		- 1					13								- 1		-	1		1	t			IRE	STO	RED	0
ROL					2E	ti	3	26	5	2	2A	2	1									36	5	2	36	7	3							L		1	1		1	7.	4	-	
ROR	₩ <u>₽</u> ₩, ₽₩				6E	6	3	66	9	2	6.4	2	1	П							ii.	76	6	2	70	7	3			1				T		i			+	*	1		
RTI	ISer Fig. 11 RTRN. INT.		5.0				100	1						48	6	1		i	- 1												11	- 1					Ť.			IRE	STO	RED	11
RIS	ISee Fig 21 RTRN SUB				1	1				4		- 9	- 1	80	6	i		+			1				1			١.			- 1						1		3	+	-		-
SBC	A-M-Ĉ → A (1)	E9	2	2	EO	4	3	ES	3	2							E:	6	2 1	r.	5 2	14	4	2	:D	4	3	19		2	į						1		7	1	131	+	-
SEC	1 + C	, spape	1	1		m		1			1			38	2	1												100							4		1		+		10		
SED	1 + D													FB	2	1																		1	-		1		13	-			1
SEI	1 + 1		Т			Г								7B	2	1		1	- 1																				+	-		5	
STA	A - M				HC		3	85	3	2							61	6	2 9	01 1	6 2	95	4	2	90	5	3	99	5	3				1		Т	1						
STX	x + M		1		BE	4	3	86	3	2									•																	96	4	1 3	1			-	-
STY	Y + M				9C	4	3	84	3	2		- 0					- 1		- 1			94	4	2							1	- 10		4					11.				
TAX	A +X					L								AA	2	1	1	-	_			1	-									1	10	+	1	+		+	5	4		_	5
TAY	A + Y		П			П		T		1				A.B	2	1							1														î		1	V	+		
TSX	s - x		1	l.			1	1						BA	2	1	1						Ť.											1					4	¥.			
T X A	x + A								10					BA	2	1																1			1				1				
TXS	x + 5				1		ţ.	1	1					94	2	1					П		i.			- 3			ļ,							1			1				
TYA	y + A			İ										98	2	1						L	L	i.	_					1			\perp			L	-	1	1	*		_	_
(t) At	DD 1 TG "N" IF FAGE	60	UN	DRI	115	CR	055	ED						×	INDE	× .	8														+		EXC	us	VI ()B			N N	o. c	YCL	ES	
	DD 1 TO "N" IF BRANC DD 2 "O "N" IF BRANC										GE				ACC.			ne:							92 22	AD			-57				MOD		DIFE	ED.		į.	R N	0. 81	YIF	S	
m c	ARRY NOT - BORROW																		CCL		-	200	ree					ac.			100				у н -								
(4) F	IN DECIMAL MODE Z	FL	AG	15	NV	ALI	D.			211										× 2			5.90		A.	A																	

1 MH_z TIMING

2 MH_z TIMING

Clock Timing - MCS6512, 13, 14, 15

CHARACTER I STI C	SYMBOL	MIN.	TYP.	MAX.	1N17
Cycle Time	TCYC	1000		3440	nsec
Clock Pulse Width 01 (Measured at Vcc + 0.2v) 02	PWH Ø1 PWH Ø2	430 470			nser
Fall Time (Measured from 0.2v to Vcc - 0.2v)	τ_p			25	nsec
Delay Time between Clocks (Measured at 0.2v)	тр	0		***	nsec

CLOCK TIMING -MCS6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	TCYC	1000	25		ns
o(IN) Pulse Width (measured at 1.5V)	PWH¢ o	460		520	ns
Φ _O (IN) Rise, Fall Time	TR¢ ,TF¢		***	10	ns
Delay Time Between Clocks (measured at 1.5V)	T _D	5			ns
\$\phi_1(OUT) Pulse Width (measured at 1.5V)	Р₩НФ1	PWH¢ oL-20	27	PWH OL	ns
$\phi_{2(OUT)}$ Pulse Width (measured at 1.5V)	PWH _{\$\phi_2\$}	PWH¢oH-40		PWHO _{OH} -10	ns
φ1(OUT), φ2(OUT) Rise, Fall Time (measured .8V to 2.0 V) (Load = 30pf	T _R , T _P			25	ns

READ/WRITE TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from MCS6500	TRWS		100	300	ns
Address Setup Time from MCS6500	TADS	122	100	300	ns
Memory Read Access Time	TACC			575	ns
Data Stability Time Period	TDSU	100		775	ns
Data Hold Time - Read	THR	10		**	ns
Data Hold Time - Write	T _{HW}	30	60		ns
Data Setup Time from MCS6500	TMDS	100	150	200	ns
RDY, S.O. Setup Time	TRDY	100			ns
SYNC Setup Time from MCS6500	TSYNC			350	ns
Address Hold Time	THA	30	60		ns
R/W Hold Time	THRIC	30.	60		ns

Clock Timing - MCS6512, 13, 14, 15, 16

CHARACTERISTIC	SYMBOL	MTN.	TYP-	MAX.	UNIT
dycle Time	TEYE	500	1-4-0	344	nsec
Clock Pulse Width #1 (Measured at Vor - 0.2v) #2	PWH \$1 PWH \$2	215 235	1575		nsec
Fall Time (Measured from G.2v to Vcc - 0.2v)	$\tau_{\rm F}$	inter .		12	nsec
Delay Time between Clocks (Measured at 0.2v)	T _D	. 0			лвес

CLOCK TIMING - MCS6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	TCYC	500			ns
o(IN) Pulse Width (measured at 1.5V)	PWH¢ o	240		260	ns
Φ _{O(IN)} Rise, Fall Time	TRo TFo			10	ns
Delay Time Between Clocks (measured at 1.5V)	T _D	5		1 (44)	ns
$\phi_{1(OUT)}$ Pulse Width (measured at 1.5V)	PWH ₀ 1	PWHoL-20		PWH _O L	ns
$\phi_{2\text{(OUT)}}$ Pulse Width (measured at 1.5V)	PWH ₀ 2	PWH¢ _{oH} -40		Р₩Нфон-10	ns
φ ₁ (OUT), φ ₂ (OUT) Rise, Fall Time (measured .RV to 2.0 V) (Load = 30pf	TR, TF		77	25	ns

READ/WRITE TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from MCS6500A	TRWS		100	150	ns
Address Setup Time from MCS6500A	TADS		100	150	ns
Memory Read Access Time	TACC			300	ns
Data Stability Time Period	TDSU	50	777	(++)	ns
Data Hold Time - Read	THR	-10			ns
Data Hold Time - Write	THW	30	60		ns
Data Setup Time from MCS6500A	T _{MDS}		7.5	100	ns
RDY, S.O. Setup Time	TRDY	50		77	ns
SYNC Setup Time from MCS6500A	TSYNC		77.	175	ns
Address Hold Time	THA	30	60	96.90	ns
R/W Hold Time	THRM	30	60	***	ns

Clocks $(\emptyset_1, \emptyset_2)$

The MCS651X requires a two phase non-overlapping clock that runs at the Vcc voltage level.

The MCS650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Details of this feature are discussed in the MCS6502 portion of this data sheet.

Address Bus (A_0-A_{15}) (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

Data Bus (Dg-D7)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\langle \Phi_2 \rangle$ clock, thus allowing data output from microprocessor only during Ψ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\emptyset_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFP, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3 \mathrm{K}\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for TRQ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{MMI}}$ also requires an external 3KO register to Vcc for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during \emptyset_2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of \emptyset_1 .

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \emptyset clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

MCS6502 - 40 Pin Package

```
Vss | 2
RDY | 2
Ø|(OUT) | 3
IRQ | 4
N.C. | 5
NMI | 5
SYNC | 7
                               40 - RES
                               39- Ø2(OUT)
                              38 - S.O.
37 - Ø<sub>O</sub>(IN)
36 - N.C.
                              35 N. C.
34 - R/W
33 - DBO
      Vcc - 8
ABO - 9
                              32 - DB1
31 - DB2
       ABI - 10
AB2 - 11
AB3 - 12
                              30 - DB3
29 - DB4
       AB4 - 13
AB5 - 14
                               28 - DB5
                               27-DB6
       AB6-15
AB7-16
AB8-17
                              26 - DB7
25 - ABI5
                              24 - ABI4
23 - ABI3
22 - ABI2
       ABIO-19
                MCS6502
```

- * 65K Addressable Bytes of Memory
- * IRQ Interrupt
- * NMI Interrupt
- * On-the-chip Clock
 - √ TTL Level Single Phase Input
 - RC Time Base Input
 - √ Crystal Time Base Input
- * SYNC Signal

(can be used for single instruction execution)

- * RDY Signal

(can be used for single cycle execution)

* Two Phase Output Clock for Timing of Support Chips

Features of MCS6502


MCS6503 - 28 Pin Package

```
28-Ø<sub>2</sub>(OUT)
27-Ø<sub>0</sub>(IN)
RES-I
Vss -
       2
IRQ - 3
              26- R/W
              25 - DBO
NMI-4
              24 - DBI
23 - DB2
22 - DB3
Vcc - 5
ABO-
       6
ABI -
AB2 - 8
              21 DB4
AB3 - 9
              20 - DB5
AB4-10
AB5-11
              19- DB6
18- DB7
              17 - ABII
AB6 -12
               16- AB10
15- AB9
AB7 -13
AB8 -14
     MCS6503
```

- * 4K Addressable Bytes of Memory (ABOO-AB11)
- * On-the-chip Clock
- * IRQ Interrupt
- * NMI Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of MCS6503

MCS6504 - 28 Pin Package



MCS6504

- * 8K Addressable Bytes of Memory (AB00-AB12)
- * On-the-chip Clock
- * IRQ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of MCS6504

MCS6505 - 28 Pin Package


```
RES -
             28- Ø2(OUT)
Vss -2
             27 - ØQ(IN)
            26 - R/W
RDY -
      3
            25 - DBO
24 - DBI
23 - DB2
IRQ -4
Vcc -
       5
ABO -
      6
            22 - DB3
ABI -7
            21 - DB4
AB2 - 8
             20 - DB5
AB3 - 9
AB4-10
             19 - DB6
             18 - DB7
17 - AB11
AB5-11
AB6 - 12
AB7 - 13
             16 - ABIO
AB8 -14
             15 - AB9
```

MCS6505

- * 4K Addressable Bytes of Memory (ABOO-AB11)
- * On-the-chip Clock
- * IRQ Interrupt
- * RDY Signal
- * 8 Bit Bi-Directional Data Bus

Features of MCS6505


MCS6506 — 28 Pin Package



- * 4K Addressable Bytes of Memory (AB00-AB11)
- * On-the-chip Clock
- * IRQ Interrupt
- * Two phases off
- * 8 Bit Bi-Directional Data Bus

Features of MCS6506

MCS6512 - 40 Pin Package



- * 65K Addressable Bytes of Memory
- * IRQ Interrupt
- * NMI Interrupt
- * RDY Signal
- * 8 Bit Bi-Directional Data Bus
- * SYNC Signa1
- * Two phase input
- * Data Bus Enable

Features of MCS6512

MCS6513 - 28 Pin Package Vss -28 - RES Ø1 -2 27 - 02 IRQ -3 NMI -4 Vcc -5 ABO -6 26 - R/W 25 - DBO 24 - DBI 23 - DB2 ABI - 7 AB2 - 8 AB3 - 9 22 - DB3 21 - DB4 20 - DB5 AB4-10 19 DB6 AB5-11 18- DB7 17-ABII AB6-12 16 - ABIO 15 - AB9 AB7 - 13 AB8 - 14

MCS6513

- * 4K Addressable Bytes of Memory (AB00-AB11)
- * Two phase clock input
- * IRQ Interrupt
- * NMI Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of MCS6513


MCS6514 - 28 Pin Package

```
Vss -I
             28 - RES
     -2
             27 - 02
IRQ -3
             26 - R/W
Vcc - 4
ABO - 5
ABI - 6
AB2 - 7
             25 - DBO
             24 - DBI
23 - DB2
             22 - DB3
AB3 - 8
            21 - DB4
AB4 - 9
AB5 - 10
AB6 - 11
             20 - DB5
19 - DB6
             18- D87
AB7 - 12
             17- AB12
AB8 -13
             16 - ABII
             15 - AB10
AB9 - 14
     MCS6514
```

- * 8K Addressable Bytes of Memory (AB00-AB12)
- * Two phase clock input
- * IRQ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of MCS6514

MCS6515 - 28 Pin Package



- * 4K Addressable Bytes of Memory (AB00-AB11)
- * Two phase clock input
- * IRQ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of MCS6515

TIME BASE GENERATION OF INPUT CLOCK

