

TLV320AIC23

Stereo Audio CODEC, 8- to 96-kHz, With Integrated Headphone Amplifier

Data Manual

IMPORTANT NOTICE

enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, and conditions of sale supplied at the time of order acknowledgment.

deems necessary to support this warranty. Except where mandated by government requirements, testing of all accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI TI warrants performance of its hardware products to the specifications applicable at the time of sale parameters of each product is not necessarily performed. Tl assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. This not responsible or liable for Reproduction of information in TI data books or data sheets is permissible only if reproduction is without such altered documentation.

product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright © 2001, Texas Instruments Incorporated

Contents

Š	Section		Title	Page
_	Introc	Introduction		7
	. .	Features		1
	1.2	Function	Functional Block Diagram	1–3
	1.3	Terminal	Terminal Assignments	1
	4.1	Ordering	Ordering Information	1 4
	1.5	Terminal	Functions	1–5
7	Speci	Specifications		2–1
	2.1	Absolute	Absolute Maximum Ratings Over Operating Free-Air	
	(iempera J	ule halige	7 (
	2.2	Recomm	Recommended Operating Conditions	2–1
	2.3	Electrical C Conditions	Electrical Characteristics Over Recommended Operating Conditions	2–2
		2.3.1	ADC	2–2
		2.3.2	DAC	2–3
		2.3.3	Analog Line Input to Line Output	2–3
		2.3.4	Stereo Headphone Output	2-4
		2.3.5	Analog Reference Levels	2-4
		2.3.6	Digital I/O	2-4
		2.3.7	Supply Current	2-4
	2.4	Digital-In	-Interface Timing	2–2
		2.4.1	Audio Interface (Master Mode)	2–5
		2.4.2		2–6
		2.4.3	:	2–7
		2.4.4	:	2–7
က	How t	to Use the	AIC23	3–1
	3.1	Control Ir	aces	3–1
		3.1.1		3–1
		3.1.2	I2C	3–1
		3.1.3	ister Map	3–2
	3.2	Analog Ir	Interface	3–5
		3.2.1	Line Inputs	3–5
		3.2.2	Microphone Input	3–5
		3.2.3	Line Outputs	3–6
		3.2.4	Headphone Output	3–6
		3.2.5	Analog Bypass Mode	3–7
		3.2.6	Sidetone Insertion	3–7

3–7	3–7	3–6	3–11	A-1
3.3 Digital Audio Interface	3.3.1 Digital Audio-Interface Modes	3.3.2 Audio Sampling Rates	3.3.3 Digital Filter Characteristics3–11	A Mechanical Data A-1
3.3				Me
				⋖

List of Illustrations

Figure		Page
2-1 System-Clock Timing Requirements		2–5
2-2 Master-Mode Timing Requirements		2–5
2-3 Slave-Mode Timing Requirements		2–6
2-4 Three-Wire Control Interface Timing Requirements		2–7
2-5 Two-Wire Control Interface Timing Requirements		2–7
3–1 SPI Timing		3–1
3–2 2-Wire I2C Compatible Timing		3–2
3–3 Analog Line Input Circuit		3–5
3-4 Microphone Input Circuit		3-6
3–5 Right-Justified Mode Timing		3–7
3–6 Left-Justified Mode Timing		3–8
3–7 I ² S Mode Timing		3–8
3–8 DSP Mode Timing		3–8
3-9 Digital De-Emphasis Filter Response - 441 kHz Sampling	ling	3–12
3-10 Digital De-Emphasis Filter Response - 48 kHz Sampling	ling	3–12
ē	səpc	
(Group Delay = 12 Output Samples)		3–13
3–12 ADC Digital Filter Ripple I: TI DSP and Normal Modes (Group Delay = 20 Output Samples)	S	3–13
3-13 ADC Digital Filter Response II: TI DSP Mode Only		3–14
3-14 ADC Digital Filter Ripple II: TI DSP Mode Only		3–14
_	/lodes	
(Group Delay = 3 Output Samples)		3–15
3-16 ADC Digital Filter Ripple III: TI DSP and Normal Modes	esse	3–15
3-17 ADC Digital Filter Response IV: TI DSP Mode Only .		3–16
3-18 ADC Digital Filter Ripple IV: TI DSP Mode Only		3–16
3-19 DAC Digital Filter Response I: TI DSP and Normal Modes	odes	3–17
3-20 DAC Digital Filter Ripple I: TI DSP and Normal Modes	· · · · · · · · · · · · · · · · · · ·	3–17
3-21 DAC Digital Filter Response II: TI DSP Mode Only		3–18
3-22 DAC Digital Filter Ripple II: TI DSP Mode Only		3–18
3-23 DAC Digital Filter Response III: TI DSP and Normal Modes	Aodes	3–19
3-24 DAC Digital Filter Ripple III: TI DSP and Normal Modes	es	3–19
3-25 DAC Digital Filter Response IV: TI DSP Mode Only .		3–20
3-26 DAC Digital Filter Ripple IV: TI DSP Mode Only		3–20

1 Introduction

analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) within the TLV320AIC23 use multibit sigma-delta technology with integrated oversampling digital interpolation filters. Data-transfer word lengths of 16, 20, 24, and 32 bits, with sample rates from 8 kHz to 96 kHz, are supported. The ADC sigma-delta modulator features third-order multibit architecture with up to 90-dBA signal-to-noise ratio (SNR) at audio sampling rates up to 96 kHz, enabling high-fidelity audio recording in a compact, power-saving design. The DAC sigma-delta modulator features a second-order multibit architecture with up to 100-dBA SNR at audio sampling rates up to 96 kHz, enabling high-quality digital audio-playback capability, while consuming less than 23 mW during playback only. The The TLV320AIC23 is a high-performance stereo audio codec with highly integrated analog functionality. The TLV320AIC23 is the ideal analog input/output (I/O) choice for portable digital audio-player and recorder applications, such as MP3 digital audio players. Integrated analog features consist of stereo-line inputs with an analog bypass path, a stereo headphone amplifier, The headphone amplifier is capable of delivering 30 mW per channel into 32 Ω. The analog bypass path allows use of the stereo-line inputs and the headphone amplifier with analog volume control, while completely bypassing the codec, thus enabling further design flexibility, such as integrated FM tuners. A microphone bias-voltage output provides a low-noise current source for electret-capsule biasing. The AIC23 has an integrated adjustable microphone amplifier (gain adjustable from 1 to 5) and a programmable gain microphone amplifier (0 dB or 20 dB). The with analog volume control and mute, and a complete electret-microphone-capsule biasing and buffering solution. microphone signal can be mixed with the output signals if a sidetone is required. While the TLV320AIC23 supports the industry-standard oversampling rates of 256 f_s and 384 f_s , unique oversampling rates of 250 f_s and 272 f_s are provided, which optimize interface considerations in designs using TI C54x digital signal processors (DSPs) and universal serial bus (USB) data interfaces. A single 12-MHz crystal can supply clocking to external crystal, provides a system clock to the DSP and other peripherals at either 12 MHz or 6 MHz, using an internal clock buffer and selectable divider. Audio sample rates of 48 kHz and compact-disc (CD) standard 44.1 kHz are the DSP, USB, and codec. The TLV320AIC23 features an internal oscillator that, when connected to a 12-MHz supported directly from a 12-MHz master clock with 250 f_s and 272 f_s oversampling rates. Low power consumption and flexible power management allow selective shutdown of codec functions, thus extending battery life in portable applications. This design solution, coupled with the industry's smallest package, the TI proprietary MicroStar Junior™ using only 25 mm² of board area, makes powerful portable stereo audio designs easily realizable in a cost-effective, space-saving total analog I/O solution: the TLV320AIC23.


1.1 Features

- High-Performance Stereo Codec
- 90-dB SNR Multibit Sigma-Delta ADC (A-weighted at 48 kHz)
- 100-dB SNR Multibit Sigma-Delta DAC (A-weighted at 48 kHz)
- 1.42 V 3.6 V Core Digital Supply: Compatible With TI C54x DSP Core Voltages
- 2.7 V 3.6 V Buffer and Analog Supply: Compatible Both TI C54x DSP Buffer Voltages
 - 8-kHz 96-kHz Sampling-Frequency Support
- Software Control Via TI McBSP-Compatible Multiprotocol Serial Port
- I²C-Compatible and SPI-Compatible Serial-Port Protocols
 - Glueless Interface to TI McBSPs
- Audio-Data Input/Output Via TI McBSP-Compatible Programmable Audio Interface
- 12S-Compatible Interface Requiring Only One McBSP for both ADC and DAC
 - Standard I²S, MSB, or LSB Justified-Data Transfers
- 16/20/24/32-Bit Word Lengths

MicroStar Junior is a trademark of Texas Instruments.


- Audio Master/Slave Timing Capability Optimized for TI DSPs (250/272 f_S), USB mode
 - Industry-Standard Master/Slave Support Provided Also (256/384 f_s), Normal mode
 - Glueless Interface to TI McBSPs
- Integrated Total Electret-Microphone Biasing and Buffering Solution
- Low-Noise MICBIAS pin at 3/4 AVDD for Biasing of Electret Capsules Integrated Buffer Amplifier With Tunable Fixed Gain of 1 to 5
- Additional Control-Register Selectable Buffer Gain of 0 dB or 20 dB
- Stereo-Line Inputs
- Integrated Programmable Gain Amplifier
 - Analog Bypass Path of Codec
- ADC Multiplexed Input for Stereo-Line Inputs and Microphone
- Stereo-Line Outputs
- Analog Stereo Mixer for DAC and Analog Bypass Path
- Analog Volume Control With Mute
- Highly Efficient Linear Headphone Amplifier
- 30 mW into 32 Ω From a 3.3-V Analog Supply Voltage
- Flexible Power Management Under Total Software Control
- 23-mW Power Consumption During Playback Mode
 - Standby Power Consumption <150 µW
- Power-Down Power Consumption <15 μW
- Industry's Smallest Package: 32-Pin TI Proprietary MicroStar Junior™
- 25 mm 2 Total Board Area 28-Pin TSSOP Also Is Available (62 mm 2 Total Board Area)
- Ideally Suitable for Portable Solid-State Audio Players and Recorders

1.2 Functional Block Diagram




1–3

1.3 Terminal Assignments



NC - No internal connection



1.4 Ordering Information

	PACKAGE	
Ā	32-Pin MicroStar Junior GQE	28-Pin TSSOP PW
-10°C to 70°C	TLV320AIC23GQE	TLV320AIC23PW
-40°C to 85°C	TLV320AIC23IGQE	TLV320AIC23IPW

1.5 Terminal Functions

		_		
100	Ö	Ċ.	9	DESCRIPTION
NAME	GQE	PW	2	
AGND	5	15		Analog supply return
AVDD	4	14		Analog supply input. Voltage level is 3.3 V nominal.
BCLK	23	3	0/I	I ² S serial-bit clock. In audio master mode, the AIC23 generates this signal and sends it to the DSP. In audio slave mode, the signal is generated by the DSP.
BVDD	21	1		Buffer supply input. Voltage range is from 2.7 V to 3.6 V.
ССКОИТ	22	2	0	Clock output. This is a buffered version of the XTI input and is available in 1X or 1/2X frequencies of XTI. Bit 07 in the sample rate control register controls frequency selection.
SS	12	21	_	Control port input latch/address select. For SPI control mode this input acts as the data latch control. For I ² C control mode this input defines the seventh bit in the device address field. See Section 3.1 for details.
DIN	24	4	_	12S format serial data input to the sigma-delta stereo DAC
DGND	20	28		Digital supply return
DOUT	27	9	0	I ² S format serial data output from the sigma-delta stereo ADC
DVDD	19	27		Digital supply input. Voltage range is 3.3 V nominal.
HPGND	32	11		Analog headphone amplifier supply return
HPVDD	29	8		Analog headphone amplifier supply input. Voltage level is 3.3 V nominal.
LHPOUT	30	6	0	Left stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of -73 dB to 6 dB is provided in 1-dB steps.
LLINEIN	7	20	-	Left stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of -34.5 dB to 12 dB is provided in 1.5-dB steps.
LOUT	2	12	0	Left stereo mixer-channel line output. Nominal output level is 1.0 VRMS.
LRCIN	26	2	0/I	I2S DAC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it to the DSP. In audio slave mode, the signal is generated by the DSP.
LRCOUT	28	7	0/I	I2S ADC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it to the DSP. In audio slave mode, the signal is generated by the DSP.
MICBIAS	7	17	0	Buffered low-noise-voltage output suitable for electret-microphone-capsule biasing. Voltage level is 3/4 AVDD nominal.
MICIN	8	18	_	Buffered amplifier input suitable for use with electret-microphone capsules. Without external resistors a default gain of 5 is provided. See Section 2.3.1.2 for details.
MODE	13	22	_	Serial-interface-mode input. See Section 3.1 for details.
NC	1, 9 17, 25			Not Used—No internal connection
RHPOUT	31	10	0	Right stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of -73 dB to 6 dB is provided in 1-dB steps.
RLINEIN	10	19	_	Right stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of –34.5 dB to 12 dB is provided in 1.5-dB steps.
ROUT	3	13	0	Right stereo mixer-channel line output. Nominal output level is 1.0 VRMS.
SCLK	15	24	_	Control-port serial-data clock. For SPI and I ² C control modes this is the serial-clock input. See Section 3.1 for details.
SDIN	4	23	_	Control-port serial-data input. For SPI and I ² C control modes this is the serial-data input and also is used to select the control protocol after reset. See Section 3.1 for details.
VMID	9	16	_	Midrail voltage decoupling input. 10- μF and 0.1- μF capacitors should be connected in parallel to this terminal for noise filtering. Voltage level is 1/2 AVDD nominal.
XTI/MCLK	16	25	-	Crystal or external-clock input. Used for derivation of all internal clocks on the AIC23.
ХТО	18	26	0	Crystal output. Connect to external crystal for applications where the AIC23 is the audio timing master. Not used in applications where external clock source is used.

Specifications ~

Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)[†] 2.1

Supply voltage range, AV _{DD} to AGND, DV _{DD} to DGND, BV _{DD} to DGND, HPV _{DD} to HPGND (see Note 1)	
--	--

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: DVDD may not exceed BVDD + 0.3V; BVDD may not exceed AVDD + 0.3V or HPVDD + 0.3.

Recommended Operating Conditions 2.2

	NIM	MIN NOM MAX		UNIT
Analog supply voltage, AVDD, HPVDD (see Note 2)	2.7	3.3 3.6	9.	۸
Digital buffer supply voltage, BV _{DD} (see Note 2)	2.7	3.3 3.	3.6	^
Digital core supply voltage, DV _{DD} (see Note 2)	1.42	1.5 3.	3.6	^
Analog input voltage, full scale – 0dB (AVDD = 3.3 V)		1	^	VRMS
Stereo-line output load resistance	10			kΩ
Headphone-amplifier output load resistance	0			Ω
CLKOUT digital output load capacitance		20		рF
All other digital output load capacitance		10		рF
Stereo-line output load capacitance		20		рF
XTI master clock Input		18.43		MHz
ADC or DAC conversion rate		6	96	kHz
Operating free-air temperature, TA	-10	7	.0	၁့

NOTE 2: Digital voltage values are with respect to DGND; analog voltage values are with respect to AGND.

Electrical Characteristics Over Recommended Operating Conditions, AV_{DD} , HPV_{DD} , BV_{DD} = 3.3 V, DV_{DD} = 1.5 V, Slave Mode, XTI/MCLK = 256fs, $f_{\rm S}$ = 48 kHz (unless otherwise stated) 2.3

ADC 2.3.1

2.3.1.1 Line Input to ADC

PARAMETER	TEST CONDITIONS	NIM	TYP MAX	TINO
Input signal level (0 dB)			1	VRMS
Signal-to-noise ratio, A-weighted, 0-dB gain (see Notes 3	$f_{S} = 48 \text{ kHz} (3.3 \text{ V})$	85	06	Q.T
and 4)	$f_{S} = 48 \text{ kHz} (2.7 \text{ V})$		06	g _D
Dynamic range, A-weighted, -60-dB full-scale input (see	AVDD = 3.3 V	85	06	Q.T
Note 4)	$AV_{DD} = 2.7 V$		06	g _D
aine de O traci de te acitactrile ciacamend leteT	AVDD = 3.3 V		-80	Q.
iotal Italiiloliic distoliioli, – I-db Iliput, o-db gaill	AVDD = 2.7 V		80	<u>a</u>
Power supply rejection ratio	1 kHz, 100 mV _{pp}		20	dВ
ADC channel separation	1 kHz input tone		06	dВ
Programmable gain	1 kHz input tone, RSOURCE < $50~\Omega$	-34.5	12	dB
Programmable gain step size	Monotonic		1.5	ЯÞ
Mute attenuation	0 dB, 1 kHz input tone		80	ЯÞ
المعارفات	12 dB Input gain	10	20	04
iiput lesistatice	0 dB input gain	30	35	757
Input capacitance			10	рF
CLECK		ν -	11.11.1.1	

რ NOTES:

Ratio of output level with 1-kHz full-scale input, to the output level with the input short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. 4.

2.3.1.2 Microphone Input to ADC, 0-dB Gain, $f_s = 8 \text{ kHz}$ (40-K Ω Source Impedance, see Section 1.2, Functional Block Diagram)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	TINO
Input signal level (0 dB)		1	1.0	VRMS
() has 6 sets () sica Ob O hedderious A sites seise et leanis	AV _{DD} = 3.3 V	80	85	9
orgnar-to-noise ratio, A-weignted, o-db garr (see notes 5 and 4)	AVDD = 2.7 V		84	<u>a</u>
() Other American International Company of the Com	AVDD = 3.3 V	80	85	9
Dynamic range, A-weigmen,oo-ub ruir-scale input (see Note 4)	AV _{DD} = 2.7 V		84	<u>a</u>
Total lacensial distribution 1 de 1 mais 1 de 1 d	AVDD = 3.3 V	T	09–	9
iotal namionic distoluori, -1-db imput, o-db gain	AV _{DD} = 2.7 V	T	09–	g D
Power supply rejection ratio	1 kHz, 100 mV _{pp}	,	20	dB
Programmable gain boost	1 kHz input tone, RSOURCE < $50~\Omega$		20	dB
Microphone-path gain	MICBOOST = 0, RSOURCE < $50~\Omega$		14	dB
Mute attenuation	0 dB, 1 kHz input tone	09	80	dB
Input resistance		8	14	кΩ
Input capacitance			10	рF
		-		

Ratio of output level with 1-kHz full-scale input, to the output level with the input short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer. က် NOTES:

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. 4.

2.3.1.3 Microphone Bias

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Bias voltage		3/4 AVDD - 100 m 3/4 AVDD 3/4 AVDD + 100 m	3/4 AVDD	3/4 AVDD + 100 m	>
Bias-current source				3	mA
Output noise voltage	1 kHz to 20 kHz		25		nV/√Hz

DAC 2.3.2

Line Output, Load = 10 k Ω , 50 pF 2.3.2.1

PARAMETER	TEST CO	TEST CONDITIONS	MIN TYP	TYP MAX	UNIT
0-dB full-scale output voltage (FFFFF)			1.0		VRMS
Cionel to motion of the Marian A motion of the Colon of t	AVDD = 3.3 V $f_S = 48\text{kHz}$	f _S = 48kHz	90 100		Q.
olgnario-noise ratio, A-weignted, o-ub gain (see notes 5, 4, and 5)	AVDD = 2.7 V f _S = 48 kHz	f _S = 48 kHz	100		gn
Puramic rosson A ministrated (200 Note A)	$AV_{DD} = 3.3 V$		85 90		ar.
Dynamic range, A-weignted (see Note 4)	$AV_{DD} = 2.7 V$		TBD		gn
	// 6 6 - 22///	1 kHz, 0 dB	-88	-80	ar.
Total barmonic distortion	Av DD = 3.3 v	1 kHz, –3 dB	-92	-86	an
	11 2 6 110	1 kHz, 0 dB	-85		ar
	Av DD = 2.7 v	1 kHz, –3 dB	-88		gn
Power supply rejection ratio	1 kHz, 100 mV _{pp}	dd	20		dB
DAC channel separation			100		Яþ

Ratio of output level with 1-kHz full-scale input, to the output level with the input short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter ω. NOTES:

results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Ratio of output level with 1-kHz full-scale input, to the output level with all zeros into the digital input, measured A-weighted over a 20-Hz to 20-kHz bandwidth. 4.

5

Analog Line Input to Line Output (Bypass) 2.3.3

PARAMETER	TEST CC	TEST CONDITIONS	M	MIN TYP MAX		UNIT
0-dB full-scale output voltage				1.0		VRMS
() bas 6 actoly one) aim of a betterious A citer origin of leavis	$AV_{DD} = 3.3 V$		06	92		ą
orgitai to finise ratio, A-werginea, o-up gain (see notes 5 and 4)	$AV_{DD} = 2.7 V$			98		др
	7.667.0	1 kHz, 0 dB		98–	-80	9
Total barrows of distantion	Av DD = 3.3 v	1 kHz, –3 dB		-92	98-	g _D
	7126710	1 kHz, 0 dB		98–		Ę
	Av DD = 2.7 v	1 kHz, –3 dB		-92		ДD
Power supply rejection ratio	1 kHz, 100 mV _{pp}	do		20		dB
DAC channel separation (left to right)	1 kHz, 0 dB			80		dB

Ratio of output level with 1-kHz full-scale input, to the output level with the input short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer. ω. NOTES:

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. 4.

2.3.4 Stereo Headphone Output

PARAMETER	TEST CONDITIONS	NDITIONS	MIN	MIN TYP MAX		TINO
0-dB full-scale output voltage				1.0		VRMS
Maximum output power, PO	$R_L = 32 \Omega$			30		1010
	$R_L = 16 \Omega$			40		^
Signal-to-noise ratio, A-weighted (see Note 4)	AV _{DD} = 3.3 V		06	26		dB
Total hormonic distantion	AV _{DD} = 3.3 V,	$P_0 = 10 \text{ mW}$			0.1	/0
lotal nathionic distolution	1 kHz output	$P_0 = 20 \text{ mW}$			1.0	%
Power supply rejection ratio	1 kHz, 100 mV _{pp}			20		dB
Programmable gain	1 kHz output		-73		9	dB
Programmable-gain step size				1		dB
Mute attenuation	1 kHz output			80		dB

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. NOTE 4:

2.3.5 Analog Reference Levels

PARAMETER	NIM	TYP	MAX	UNIT
Reference voltage	AVDD/2 - 50 mV		AVDD/2 + 50 mV	۸
Divider resistance	40	20	09	kΩ

2.3.6 Digital I/O

	PARAMETER	MIN	ТҮР	MAX	UNIT
۸IL	Input low level)	$0.3 \times \text{BV}_{DD}$	Λ
ΝН	Input high level	$0.7 \times BV_{DD}$			^
VOL	Output low level)	$0.1 \times BV_{DD}$	Λ
Vон	V _{OH} Output high level	$0.9 \times BV_{DD}$			>

2.3.7 Supply Current

		PARAMETER		MIN	TYP	MIN TYP MAX UNIT	UNIT
		Record and playback (all active)	tive)		23		
		Record and playback (osc,	Record and playback (osc, clk, and MIC output powered down)		18		
		Line playback only			7		
TOT	lotal supply current,	Record only			13		mA
		Analog bypass (line in to line out)	e out)		4		
		Dougs doug	Oscillator enabled		1.5		
			Oscillator disabled		0.01		

2.4 Digital-Interface Timing

	LANAMETEN	CIER	MIM	111	MIN LIF MAA ONII	ONI
tw(1)	tw(1) 10M goistant police doctors (1)w ¹	High	18			Ġ
tw(2)	System-Glock purse duration, MCENANI	Low	18			2
tc(1)	t _{c(1)} System-clock period, MCLK/XTI		54			su
	Duty cycle, MCLK/XTI		40/60%)	60/40%	
^t pd(1)	tpd(1) Propagation delay, CLKOUT		0		10	su




Figure 2-1. System-Clock Timing Requirements

2.4.1 Audio Interface (Master Mode)

	PARAMETER	MIN	MIN TYP MAX UNIT	N X	늘
^t pd(2)	t _{pd(2)} Propagation delay, LRCIN/LRCOUT	0	1	10 ns	S
^t pd(3)	t _{pd} (3) Propagation delay, DOUT	0	1	0 n	S
tsu(1)	Setup time, DIN	10		ä	ns
th(1)	Hold time, DIN	10		ü	ns




Figure 2-2. Master-Mode Timing Requirements

2.4.2 Audio Interface (Slave-Mode)

		PARAMETER	MIN	MIN TYP MAX UNIT	MAX	UNIT
tw(3)	7 De acitoriile coliie	High	20			Ġ
tw(4)	ruise udiationi, boen	Low	20			2
tc(2)	Clock period, BCLK		20			ns
tpd(4)	tpd(4) Propagation delay, DOUT		0		10	ns
tsu(2)	t _{Su(2)} Setup time, DIN		10			ns
th(2)	Hold time, DIN		10			ns
tsu(3)	t _{Su(3)} Setup time, LRCIN		10			ns
th(3)	Hold time, LRCIN		10			ns




Figure 2-3. Slave-Mode Timing Requirements

2.4.3 Three-Wire Control Interface (SDIN)

		PARAMETER	NIM	MIN TYP MAX UNIT	AX	UNIT
tw(5)	7 100 sojednik dolina dodo	High	20			ç
tw(6)	CIOCA paíse duration, SCEN	Low	20			2
tc(3)	Clock period, SCLK		80			ns
tsu(4)	Clock rising edge to CS rising edge, SCLK	je, SCLK	09			ns
tsu(5)	Setup time, SDIN to SCLK		20			ns
th(4)	Hold time, SCLK to SDIN		20			ns
tw(7)		High	20			ç
tw(8)	r disc dalation, CO	Low	20			2




Figure 2-4. Three-Wire Control Interface Timing Requirements

2.4.4 Two-Wire Control Interface (I2C)

		PARAMETER	MIN	TYP MAX	MAX	UNIT
tw(9)	7 IOS acitorido coluca docio	High	1.3			sn
tw(10)	Oloch puise duiation, Soch	Low	009			ns
f(sf)	Clock frequency, SCLK		0		400	kHz
th(5)	Hold time (start condition)		009			ns
tsu(6)	t _{su(6)} Setup time (start condition)		009			ns
th(6)	Data hold time				006	ns
tsu(7)	t _{su(7)} Data setup time		100			ns
tr	Rise time, SDIN, SCLK				300	ns
tf	Fall time, SDIN, SCLK				300	ns
tsu(8)	t _{su(8)} Setup time (stop condition)		009			ns




Figure 2-5. Two-Wire Control Interface Timing Requirements

3 How to Use the TLV320AIC23

3.1 Control Interfaces

The TLV320AIC23 has many programmable features. The control interface is used to program the registers of the device. The control interface complies with SPI (three-wire operation) and I²C (two-wire operation) specifications. The state of the MODE terminal selects the control interface type. The MODE pin must be hardwired to the required

INTERFACE	1 ₂ C	SPI
MODE	0	1

3.1.1 SPI

SCLK is the serial clock and CS latches the data word into the In SPI mode, SDIN carries the serial data, SCLK is the serial clock and $\overline{\text{CS}}$ latches the daTLV320AIC23. The interface is compatible with microcontrollers and DSPs with an SPI interface. In SPI mode,

A control word consists of 16 bits, starting with the MSB. The data bits are latched on the rising edge of SCLK. A rising edge on CS after the 16th rising clock edge latches the data word into the AIC (see Figure 3-1)

The control word is divided into two parts. The first part is the address block, the second part is the data block:




Figure 3-1. SPI Timing

$3.1.2 ext{ } 1^2$

In I2C mode, the data transfer uses SDIN for the serial data and SCLK for the serial clock. The start condition is a falling edge on SDIN while SCLK is high. The seven bits following the start condition determine which device on the 12C bus receives the data. R/W determines the direction of the data transfer. The TLV320AIC23 is a write only device and responds only if R/W is 0. The device operates only as a slave device whose address is selected by setting the state of the CS pin as follows.

ADDRESS	0011010	0011011
CS STATE (Default = 0)	0	1

The device that recognizes the address responds by pulling SDIN low during the ninth clock cycle, acknowledging the data transfer. The control follows in the next two eight-bit blocks. The stop condition after the data transfer is a rising edge on SDIN when SCLK is high (see Figure 3-2). The 16-bit control word is divided into two parts. The first part is the address block, the second part is the data block:

B[15:9] B[8:0]




Figure 3–2. 2-Wire I²C Compatible Timing

3.1.3 Register Map

The TLV320AIC23 has the following set of registers, which are used to program the modes of operation.

ADDRESS	REGISTER
0000000	Left line input channel volume control
0000001	Right line input channel volume control
0000010	Left channel headphone volume control
0000011	Right channel headphone volume control
0000100	Analog audio path control
0000101	Digital audio path control
0000110	Power down control
0000111	Digital audio interface format
0001000	Sample rate control
0001001	Digital interface activation
0001111	Reset register

Left line input channel volume control (Address: 0000000)

BIT	D8	D 7	D6	D5	D4	D3	D2	10	D0
Function	LRS	WIT	×	×	FIV4	EAIT	LIV2	LIV1	TIV0
Default	0	1	0	0	1	0	1	1	1

Left/right line simultaneous volume/mute update

LRS

1 = Enabled 1 = Muted 0 = Disabled 0 = Normal Simultaneous update Left line input mute

Left line input volume control (10111 = 0 dB default)

LIV[4:0]

<u>⊠</u>

11111 = +12 dB down to 00000 = -34.5 dB in 1.5-dB steps

Reserved

Right Line Input Channel Volume Control (Address: 0000001)

BIT	D8	D7	9Q	D5	D4	D3	D2	D1	D0
Function	RLS	RIM	×	X	RIV4	RIV3	RIV2	RIV1	RIVO
Default	0	_	0	0	-	0	1	1	1

Right/left line simultaneous volume/mute update RLS

1 = Enabled 0 = Disabled Simultaneous update

1 = Muted 0 = Normal Right line input mute RIV[4:0]

8

Right line input volume control (10111 = 0 dB default) 11111 = +12 dB down to 00000 = -34.5 dB in 1.5-dB steps

Reserved

 \times

Left Channel Headphone Volume Control (Address: 0000010)

ВІТ	8 0	4 0	9 0	D2	D4	EQ	D2	D1	D0
Function	SHI	DZT	9ЛНП	LHV5	LHV4	ЕЛНП	LHV2	LHV1	LHV0
Default	0	1	1	1	1	1	0	0	1

Left/right headphone channel simultaneous volume/mute update LRS

1 = Enabled 0 = Disabled Simultaneous update

Left-channel zero-cross detect

LZC

Left Headphone volume control (1111001 = 0 dB default) 1 = On 0 = Off Zero-cross detect LHV[6:0]

1111111 = +6 dB down to 0000000 = -73 dB in 1-dB steps

Right Channel Headphone Volume Control (Address: 0000011)

ВІТ	8 0	D7	D6	D5	D4	D3	D2	D1	D0
Function	RLS	RZC	RHV6	RHV5	RHV4	RHV3	RHV2	RHV1	RHV0
Default	0	1	1	1	1	1	0	0	-

Right/left headphone channel simultaneous volume/mute Update RLS

1 = Enabled 0 = Disabled Simultaneous update

Right-channel zero-cross detect

RZC

1 = On 0 = Off Zero-cross detect RHV[6:0]

Right headphone volume control (1111001 = 0 dB default) 1111111 = +6 dB down to 0000000 = -73 dB in 1-dB steps

Analog Audio Path Control (Address: 0000100)

	>	į	i	ŀ		í	i		
Function	×	SA	SAC	П	DAC	BYP		≥	2 2
)	1			1		1)
		•	•						
Defailt	_		c	_		c	c		C
	,	9)	>)		,
O+77[7.0]	7.0	100#0 0000		G 7 0 0 0	1		10 7 70 70	11 1 1 A D	۵
0.1	S S S	סומפוטוים מונפו וממווטוו					an zi _ =		۵
L	ċ	-		-					

STA[1:0]	Sidetone attenuation	00 = -6 dB	01 = -9 dB $10 = -12 d$	3 11 = -15 dB
STE	Sidetone enable	0 = Disabled	1 = Enabled	
DAC	DAC select	0 = DAC off	1 = DAC selected	
ВУР	Bypass	0 = Disabled	Bypass 0 = Disabled 1 = Enabled	
INSEL	Input select for ADC	0 = Line	1 = Microphone	
MICM	Microphone mute	0 = Normal	1 = Muted	
MICB	Microphone boost	0=OdB	1 = 20dB	

Reserved

 \times

Digital Audio Path Control (Address: 0000101)

ВІТ	D8	2 0	9Q	D5	D4	EQ	D2	D1	D0
Г	×	×	×	×	×	DACM	DEEMP1	DEEMP0	ADCHP
П	0	0	0	0	0	0	1	0	0

10 = 44.1 kHz1 = Enabled 01 = 32 kHz00 = Disabled 0 = Disabled De-emphasis control ADC high-pass filter DAC soft mute DEEMP[1:0] ADCHP DACM

1 = Enabled 0 = Disabled

11 = 48 kHz

Reserved

Power Down Control (Address: 0000110)

BIT	8Q	D7	D6	D5	D4	D3	D2	D1	D0
Function	X	OFF	CLK	OSC	TUO	DAC	ADC	MIC	LINE
Default	1	0	0	0	0	0	1	1	1

= Off **=** Off = 0u = 0 = On = Ou = On = 0 = On = 0u 000000 Microphone input Device power Line input Oscillator Reserved Outputs Clock DAC ADC OSC ENE DAC ADC OUT OFF SL_K $\overline{\mathbb{Z}}$

Digital Audio Interface Format (Address: 0000111)

ВІТ	D8	2 0	9Q	9 0	P Q	EQ	D2	10	0 0
Function	×	×	MS	LRSWAP	LRP	IWL1	1WL0	FOR1	FOR0
Default	0	0	0	0	0	0	0	0	1

1 = Enabled 1 = Master 0 = Disabled Master/slave mode LRSWAP

0 = Right channel on, LRCIN high 1 = Right channel on, LRCIN low DAC left/right swap DAC left/right phase

LRP

DSP mode

1 = MSB is available on 2nd BCLK rising edge after LRCIN rising edge 0 = MSB is available on 1st BCLK rising edge after LRCIN rising edge 00 = 16 bit 01 = 20 bit 10 = 24 bit 11 = 32 bit

Input bit length

FOR[1:0]

[WL[1:0]

11 = DSP format, frame sync followed by two data words 10 = I²S format, MSB first, left – 1 aligned Data format

= MSB first, left aligned

00 = MSB first, right aligned

. X NOTES:

Reserved

- In Master mode, the TLV320AIC23 supplies the BCLK, LRCOUT, and LRCIN. In Slave mode, BCLK, LRCOUT, and LRCIN are supplied to the TLV320AIC23.
 - In master mode, BCLK = MCLK/4 for all sample rates except for 88.2 kHz and 96 kHz. For 88.2 kHz and 96 kHz sample rate, BCLK = MCLK. ςi

Sample Rate Control (Address: 0001000)

D0	USB/Normal	0	
D1	BOSR	0	
D2	SR0	0	
D3	SR1	0	
D4	SR2	0	
D2	SR3	1	
D6	CLKIN	0	
D7	CLKOUT	0	
D8	X	0	
BIT	Function	Default	

1 = MCLK/2 1 = MCLK/2 0 = MCLK 0 = MCLK Clock input divider Clock output divider CLKOUT CLKIN

Sampling rate control (see Sections 3.3.2.1 AND 3.3.2.2) Base oversampling rate SR[3:0] BOSR

USB mode: $0 = 250 \, f_s$ $1 = 272 \, f_s$ Normal mode: $0 = 256 \, f_s$ $1 = 384 \, f_s$

USB/Normal Clock mode select: 0 = Normal 1 = USB

Reserved

Digital Interface Activation (Address: 0001001)

BIT	D8	D7	9 0	D2	D4	D3	D2	2	00
Function	×	×	×	×	X	×	×	X	ACT
Default	0	0	0	0	0	0	0	0	1

= Active

_

ACT Activate interface 0 = Inactive X

Reset Register (Address: 0001111)

RES 8 0 RES 5 0 RES **D**2 0 RES 23 0 RES 4 0 RES 5 0 RES 9**0** 0 RES **D7** RES **8**0 0 Function Default ᇤ

Write 000000000 to this register triggers reset

RES

3.2 Analog Interface

3.2.1 Line Inputs

The TLV320AIC23 has line inputs for the left and the right audio channels (RLINEIN and LLINEIN). Both line inputs have independently programmable volume controls and mutes. Active and passive filters for the two channels prevent high frequencies from folding back into the audio band. The line-input gain is logarithmically adjustable from 12 dB to -34.5 dB in 1.5-dB steps. The ADC full-scale range is $1.0\,\mathrm{V_{RMS}}$ at $\mathrm{AV_{DD}} = 3.3\,\mathrm{V}$. The full-scale range tracks linearly with analog supply voltage $\mathrm{AV_{DD}}$. To avoid distortions, it is important not to exceed the full-scale range. The gain is independently programmable on both left and right line-inputs. To reduce the number of software write cycles required. Both channels can be locked to the same value by setting the RLS and LRS bits (see Section 3.1.3). The line inputs are biased internally to VMID. When the line inputs are muted or the device is set to standby mode, the line inputs are kept biased to VMID using special antithump circuitry. This reduces audible clicks that otherwise might be heard when reactivating the inputs. For interfacing to a CD system, the line input should be scaled to 1 VRMS to avoid clipping, using the circuit shown in Figure 3-3.




Figure 3-3. Analog Line Input Circuit

R1 and R2 divide the input signal by two, reducing the 2 V_{RMS} from the CD player to the nominal 1 V_{RMS} of the AIC23 inputs. C1 filters high-frequency noise, and C2 removes any dc component from the signal.

3.2.2 Microphone Input

MICIN is a high-impedance, low-capacitance input that is compatible with a wide range of microphones. It has a programmable volume control and a mute function. Active and passive filters prevent high frequencies from folding back into the audio band. The MICIN signal path has two gain stages. The first stage has a nominal gain of $G1 = 50 \, \text{k/} 10 \, \text{k} = 5$. By adding an external resistor ($R_{\rm MIC}$) in series with MICIN, the gain of the first stage can be adjusted by $G1 = 50 \, \text{k/} (10 \, \text{k} + R_{\rm MIC})$. For example, $R_{\rm MIC} = 40 \, \text{k}$ gives a gain of 0 dB. The second stage has a software programmable gain of 0 dB or 20 dB (see Section 3.1.3).




Figure 3-4. Microphone Input Circuit

The microphone input is biased internally to VMID. When the line inputs are muted, the MICIN input is kept biased to VMID using special antithump circuitry. This reduces audible clicks that may otherwise be heard when reactivating The MICBIAS output provides a low-noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. The maximum source current capability is 3 mA. This limits the smallest value of external biasing resistors that safely can be used.

The MICBIAS output is not active in standby mode.

3.2.3 Line Outputs

The TLV320AIC23 has two low-impedance line outputs (LLINEOUT and RLINEOUT) capable of driving line loads with 10-k Ω and 50-pF impedances. The DAC full-scale output voltage is 1.0 V_{RMS} at AV_{DD} = 3.3 V. The full-scale range tracks linearly with the analog supply voltage AV_{DD} . The DAC is connected to the line outputs via a low-pass filter that removes out-of-band components. No further external filtering is required in most applications.

The DAC outputs, line inputs, and the microphone signal are summed into the line outputs. These sources can be switched off independently. For example, in bypass mode, the line inputs are routed to the line outputs, bypassing the ADC and the DAC. If sidetone is enabled, the microphone signal is routed to both line outputs via a four-step programmable attenuation circuit. The line outputs are muted by either muting the DAC (analog) or soft muting (digital) and disabling the bypass and sidetone paths (see Section 3.1.3).

3.2.4 Headphone Output

The TLV320AIC23 has stereo headphone outputs (LHPOUT and RHPOUT), and is designed to drive 16- Ω or 32- Ω headphones. The headphone output includes a high-quality volume control and mute function.

The headphone volume is logarithmically adjustable from 6 dB to -73 dB in 1-dB steps. Writing 000000 to the volume-control registers (see Section 3.1.3) mutes the headphone output. When the headphone output is muted or the device is placed in standby mode, the dc voltage is maintained at the outputs to prevent audible clicks. A zero-cross detection circuit is provided under the control of the LZC and RZC bits. If this circuit is enabled, the volume-control values are updated only when the input signal to the gain stage is close to the analog ground level. This minimizes audible clicks as the volume is changed or the device is muted. This circuit has no time-out, so, if only dc levels are being applied to the gain stage input of more than 20 mV, the gain is not updated. The gain is independently programmable on the left and right channels. Both channels can be locked to the same value by setting the RLS and LRS bits (see Section 3.1.3).

Analog Bypass Mode 3.2.5

The TLV320AIC23 includes a bypass mode in which the analog line inputs are directly routed to the analog line outputs, bypassing the ADC and DAC. This is enabled by selecting the bypass bit in the analog audio path control register[see Section 3.1.3).

microphone input can be summed together. The maximum signal at any point in the bypass path must be no greater For a true bypass mode, the output from the DAC and the sidetone should be disabled. The line input and headphone output volume controls and mutes are still operational in bypass mode. Therefore the line inputs, DAC output, and than 1.0V_{rms} at AV_{DD}=3.3V to avoid clipping and distortion. This amplitude tracks linearly with AV_{DD}.

Sidetone Insertion 3.2.6

outputs. This is useful for telephony and headset applications. The attenuation of the sidetone signal may be set to -6 dB, -9 dB, -12 dB, or -1 dB, by software selection (see Section 3.1.3). If this mode is used to sum the microphone The TLV320AIC23 has a sidetone insertion made where the microphone input is routed to the line and headphone input with the DAC output and line inputs, care must be taken not to exceed signal level to avoid clipping and distortion.

Digital Audio Interface

Digital Audio-Interface Modes

The TLV320AIC23 supports four audio-interface modes.


- Right justified

 - Left justified I²S mode
 - DSP mode

The four modes are MSB first and operate with a variable word width between 16 to 32 bits (except right-justified mode, which does not support 32 bits) The digital audio interface consists of clock signal BCLK, data signals DIN and DOUT, and synchronization signals LRCIN and LRCOUT. BCLK is an output in master mode and an input in slave mode.

3.3.1.1 Right-Justified Mode

In right-justified mode, the LSB is available on the rising edge of BCLK, preceding a falling edge on LRCIN or LRCOUT (see Figure 3-5).



Right-Justified Mode Timing Figure 3-5.

3.3.1.2 Left-Justified Mode

In left-justified mode, the MSB is available on the rising edge of BCLK, following a rising edge on LRCIN or LRCOUT (see Figure 3-6)




Figure 3-6. Left-Justified Mode Timing

3.3.1.3 I²S Mode

In I²S mode, the MSB is available on the second rising edge of BCLK, after the falling edge on LRCIN or LRCOUT (see Figure 3-7).




Figure 3-7. I²S Mode Timing

3.3.1.4 DSP Mode

The DSP mode is compatible with the McBSP ports of TI DSPs. LRCIN and LRCOUT must be connected to the Frame Sync signal of the McBSP. A falling edge on LRCIN or LRCOUT starts the data transfer. The left-channel data consists of the first data word, which is immediately followed by the right channel data word (see Figure 3-8). Input word length is defined by the IWL register. Figure 3–8 shows LRP = 1 (default LRP = 0).




Figure 3-8. DSP Mode Timing

3.3.2 Audio Sampling Rates

The TLV320AIC23 can operate in master or slave clock mode. In the master mode, the TLV320AIC23 clock and sampling rates are derived from a 12-MHz MCLK signal. This 12-MHz clock signal is compatible with the USB specification. The TLV320AIC23 can be used directly in a USB system.

In the slave mode, an appropriate MCLK or crystal frequency and the sample rate control register settings control the TLV320AIC23 clock and sampling rates.

The settings in the sample rate control register control the clock mode and sampling rates.

Sample Rate Control (Address: 0001000)

ВІТ	D8	D7	D6	D2	D4	D3	D2	10	00
Function	X	СГКОПТ	CLKIN	SR3	SR2	SR1	SR0	BOSR	USB/Nor- mal
Default	0	0	0	0	0	0	0	0	0

Sampling rate control (see Sections 3.3.2.1 and 3.3.2.2) 1 = MCLK/2 1 = MCLK/2 $= 272 f_{S}$ = 384 f_s = USB $0 = 250 \, f_s$ $0 = 256 \, f_s$ 0 = Normal0 = MCLK 0 = MCLK Base oversampling rate Clock output divider Clock mode select: Clock input divider Normal mode: USB mode: Reserved **USB/Normal** CLKOUT SR[3:0] CLKIN BOSR

The clock circuit of the AIC23 has two internal dividers. The first, controlled by CLKIN, applies to the sampling-rate generator of the codec. The second, controlled by CLKOUT, applies only to the CLKOUT terminal. By setting CLKIN to 1, the entire codec is clocked with half the frequency, effectively dividing the resulting sampling rates by two. The

3.3.2.1 USB-Mode Sampling Rates (MCLK = 12 MHz)

following sampling-rate tables are based on CLKIN = MCLK.

In the USB mode, the following ADC and DAC sampling rates are available:

SAMPLING RATET	IG RATET			SAMPLING-	SAMPLING-RATE CONTROL SETTINGS	SETTINGS	
JUV	באם באם	FILTER TYPE					
(kHz)	(kHz)		SR3	SR2	SR1	SR0	BOSR
96	96	3	0	1	1	1	0
88.2	88.2	2	1	1	1	1	1
48	48	0	0	0	0	0	0
44.1	44.1	1	1	0	0	0	1
32	32	0	0	1	1	0	0
8.021	8.021	1	1	0	1	1	1
8	8	0	0	0	1	1	0
48	8	0	0	0	0	1	0
44.1	8.021	1	1	0	0	1	1
8	48	0	0	0	1	0	0
8.021	44.1	1	1	0	1	0	1

The sampling rates are derived from the 12-MHz master clock. The available oversampling rates do not produce exactly 8-kHz, 44.1-kHz, and 88.235 kHz, respectively. See Figures 3–17 through 3–34 for filter responses

3.3.2.2 Normal-Mode Sampling Rates

In normal mode, the following ADC and DAC sampling rates, depending on the MCLK frequency, are available:

MCLK = 12.288 MHz

ADC DAC (кнz) (кнz) 96 96 48 48			SAMPLING	SAMPLING-RATE CONTROL SETTINGS	SETTINGS	
	FILTER TYPE					
		SR3	SR2	SR1	SR0	BOSR
	2	0	1	1	1	0
	1	0	0	0	0	0
32 32	1	0	1	1	0	0
8 8	1	0	0	1	l	0
48 8	1	0	0	0	1	0
8 48	1	0	0	1	0	0

MCLK = 11.2896 MHz

<u> </u>	SAMPLING RATE			SAMPLING	SAMPLING-RATE CONTROL SETTINGS	SETTINGS	
_	2	FII TER TYPE					
(kHz)	(kHz)		SR3	SR2	SR1	SR0	BOSR
88.2	88.2	2	1	1	1	1	0
44.1	44.1	1	1	0	0	0	0
8.021	8.021	1	1	0	1	1	0
44.1	8.021	1	1	0	0	1	0
8.021	44.1	1	1	0	1	0	0

MCLK = 18.432 MHz

			_	_				
		BOSR	1	1	1	1	1	1
SETTINGS		SR0	1	0	0	1	1	0
SAMPLING-RATE CONTROL SETTINGS		SR1	1	0	1	1	0	1
SAMPLING-F		SR2	1	0	1	0	0	0
		SR3	0	0	0	0	0	0
	FILTER TYPE		2	1	1	1	1	1
G RATE	טעט.	(kHz)	96	48	32	8	8	48
SAMPLING RATE	ADC	(kHz)	96	48	32	8	48	8

MCLK = 16.9344 MHz

SAMPLIN	SAMPLING RATE			SAMPLING	SAMPLING-RATE CONTROL SETTINGS	SETTINGS	
ADC	ישט	FILTER TYPE					
(kHz)	(kHz)		SR3	SR2	SR1	SR0	BOSR
88.2	88.2	2	1	1	1	1	1
44.1	44.1	1	1	0	0	0	1
8.021	8.021	1	1	0	1	1	1
44.1	8.021	1	1	0	0	1	1
8.021	44.1	1	1	0	1	0	1

3.3.3 Digital Filter Characteristics

PARAMETER	TEST CONDITIONS	MIN TYP M.	MAX UNIT
ADC Filter Characteristics (TI DSP 250 f _S Mode Operation)			
Passband	±0.05 dB	0.416 f _S	Hz
Stopband	–6 dB	0.5 f _S	Hz
Passband ripple		∓0.05	35 dB
Stopband attenuation	f > 0.584 f _S	09–	dB
ADC Filter Characteristics (TI DSP 272 f _s and Normal Mode Operation)	eration)		
Passband	±0.05 dB	0.4535 f _S	Hz
Stopband	–6 dB	0.5 f _S	Hz
Passband ripple		∓0.05	35 dB
Stopband attenuation	f > 0.5465 f _S	09-	dВ
ADC High-Pass Filter Characteristics			
	$-3 dB, f_S = 44.1 \text{KHz}$	3.7	Hz
	$-3 dB, f_S = 48 \text{KHz}$	4.0	Hz
	$-0.5 dB, f_S = 44.1 \text{kHz}$	10.4	Hz
	$-0.5 dB, f_S = 48 \text{KHz}$	11.3	Hz
	$-0.1 dB f_S = 44.1 \text{kHz}$	21.6	Hz
	$-0.1 \text{ dB}, f_S = 48 \text{ kHz}$	23.5	Hz
DAC Filter Characteristics (48-kHz Sampling Rate)			
Passband	±0.03 dB	0.416 f _S	Hz
Stopband	–6 dB	0.5 f _S	Hz
Passband ripple		±0.03	33 dB
Stopband attenuation	f > 0.584 f _S	-20	dВ
DAC Filter Characteristics (44.1-kHz Sampling Rate)			
Passband	±0.03 dB	0.4535 f _S	Hz
Stopband	–6 dB	0.5 fs	Hz
Passband ripple		±0.03	3 dB
Stopband attenuation	f > 0.5465 f _S	-20	В




Figure 3-9. Digital De-Emphasis Filter Response - 44.1 kHz Sampling




Figure 3-10. Digital De-Emphasis Filter Response - 48 kHz Sampling




Figure 3–11. ADC Digital Filter Response I: TI DSP and Normal Modes (Group Delay = 12 Output Samples)




Figure 3–12. ADC Digital Filter Ripple I: TI DSP and Normal Modes (Group Delay = 20 Output Samples)




Figure 3-13. ADC Digital Filter Response II: TI DSP Mode Only




Figure 3–14. ADC Digital Filter Ripple II: TI DSP Mode Only




Figure 3–15. ADC Digital Filter Response III: TI DSP and Normal Modes (Group Delay = 3 Output Samples)




Figure 3-16. ADC Digital Filter Ripple III: TI DSP and Normal Modes




Figure 3–17. ADC Digital Filter Response IV: TI DSP Mode Only

FILTER RESPONSE




Figure 3–18. ADC Digital Filter Ripple IV: TI DSP Mode Only




Figure 3-19. DAC Digital Filter Response I: TI DSP and Normal Modes




Figure 3-20. DAC Digital Filter Ripple I: TI DSP and Normal Modes




Figure 3–21. DAC Digital Filter Response II: TI DSP Mode Only




Figure 3-22. DAC Digital Filter Ripple II: TI DSP Mode Only




Figure 3–23. DAC Digital Filter Response III: TI DSP and Normal Modes




Figure 3-24. DAC Digital Filter Ripple III: TI DSP and Normal Modes




Figure 3-25. DAC Digital Filter Response IV: TI DSP Mode Only





Figure 3-26. DAC Digital Filter Ripple IV: TI DSP Mode Only

Mechanical Data Appendix A


GQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



A B C G NOTES:

All linear dimensions are in millimeters.
This drawing is subject to change without notice.
MicroStar Junior™ BGA configuration
Falls within JEDEC MO-225



4 8 C C NOTES:

All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-153