

EVB-LAN8187

LAN8187(I) MII Customer Evaluation Board

+3.3V I/O VDDIO Operation

Schematic Revision B4 Public

Design Details

Board: PCB-7058AZ-B4


Chip: LAN8187(I)

Board Form Factor:

Assembly:

Circuit Diagrams utilizing SMSC Products Are Included As A Means Of Illustrating Typical Semiconductor Applications: Consequently Complete Information Sufficient For Construction Purposes Is Not Necessarily Given. The Information Has Been Carefully Checked And Is Believed To Be Entirely Reliable. However, No Responsibility Is Assumed For Inaccuracies. Furthermore, Such Information Does Not Convey To The Purchaser Of The Semiconductor Devices Described Any License Under The Patent Rights Of SMSC Or Others. SMSC Reserves The Right To Make Changes At Any Time In Order To Improve Design And Supply The Best Product Possible.

EVB BLOCK DIAGRAM




ITEM	Page
Title Page	1
Stackup	2
LAN8700(I) & Magnetics	3
Power & Misc	4

Revisions
Rev B4 Public 11/2/06
change center tap of magnetic to 75 ohms; corrected name on pin 1 to RMI; moved nINT/TXER/TXD4 on symbol; added pulldown to nINT; moved caps from page 4 to page 3; removed 150ohm DNP R63 & R64; increased the 1000pF RJ45 capacitors to 2kV; added 100ohm series resistor to XTAL.



Title LAN8187(I) MII EVB			
Size C	Document Number SCH-7058AZ		Rev B4P
Date:	Wednesday, November 29, 2006	Sheet	1 of 4

stackup



NOTES:

1. BOARD FABRICATION AND QUALITY ACCEPTANCE PER IPC-6012 CLASS
2. BOARD MUST MEET OR EXCEED QUALIFICATION TESTING AND QUALITY CONFORMANCE TESTING INSPECTION SPECIFIED WITHIN.
3. MATERIAL: NEMA GRADE STANDARD FR4 LAMINATED SHEET; HTE 1 OZ COPPER CLAD, TYPE GF/GPO WOVEN GLASS BASE, FLAME RESISTANCE MEETING UL94V-0 OR BETTER. MATERIAL IN ACCORDANCE WITH IPC-4101.
4. BOARD FABRICATION SHALL APPLY DATE CODE, FABRICATOR'S CAGE CODE, I.D. AND UL MARKING TO SECONDARY SIDE WHERE INDICATED. MARKING PREFERABLY COPPER ETCHED, EPOXY INK ACCEPTABLE.
5. SOLDERMASK USING TYPEB PHOTO IMAGEABLE LPI FILM 0.0015 THICK. APPLY TO BOTH SIDES IN ACCORDANCE WITH IPC-SM-840 (TYPE B CLASS 3). USE APPROPRIATE SOLDER MASK ARTWORK FOR EACH SIDE. PUNCTURING OF PUNCTURING OF TENTED HOLES IS PERMISSIBLE. SOLDERMASK MISREGISTRATION SHALL NOT EXCEED .004 INCH. SOLDERMASK OVERLAP PERMITTED ON CIRCULAR LANDS ONLY AND SHALL NOT EXCEED 0.001 INCH. NO OVERLAP PERMITTED ON RECTANGULAR LANDS.
6. FINISH: SOLDER MASK OVER BARE COPPER (SMOBC), HOT AIR LEVEL DEPOSIT
7. DRILL BOARDS USING DRILL DATA, DRILL PATTERN AND HOLE SCHEDULE. HOLE LOCATION MAY VARY WITHIN .004 IN. MAX ABOUT TRUE POSITION.
8. MINIMUM ANNUAL RINGS:
.002 IN MINIMUM - EXTERNAL LAYERS.
.001 IN MINIMUM - INTERNAL LAYERS.
9. ALL EXPOSED SURFACE LANDS AND LINES TO BE SOLDER COATED.
10. ALL HOLES ARE PLATED THROUGH UNLESS NOTED OTHERWISE.
MINIMUM COPPER PLATING IN PLATED HOLES TO BE .001 IN.
COPPER PLATING IN TENTED HOLES SHALL NOT PLUG HOLES WITHOUT PERMISSION FROM SMSC.
11. COMPONENT MARKINGS: SILKSCREEN BOTH SIDES USING NON-CONDUCTIVE WHITE EPOXY INK. LANDS AND EXPOSED PLATED AREAS TO BE FREE OF INK.
12. DIMENSIONS ARE AFTER ETCHING AND PLATING AND ARE BASIC UNLESS OTHERWISE INDICATED.
13. BARE BOARD ELECTRICAL TEST: BARE BOARDS SHALL BE ELECTRICALLY TESTED USING CAD GENERATED NET LIST DATA. THIS INFORMATION TO BE SUPPLIED IN IPC-D-350 FORMAT. ELECTRICAL TESTING SHALL FOLLOW THE GUIDELINES ESTABLISHED BY IPC-ET-652, GUIDELINES AND REQUIREMENTS FOR ELECTRICAL TESTING OF PRINTED WIRING BOARDS.



3930 East Ray Road
Suite 200
Phoenix, Arizona 85044
480-759-0200

Title				
LAN8187(i) MII EVB				
Size	Document Number			Rev
C	SCH-7058AZ-B			
Date:	Wednesday, November 29, 2006		Sheet	2 of 4

