

Digitally Assisted Analog Front-End for Geophone Instrumentation

Elías D. Álvarez Martínez, *Student Member, IEEE*,

Vicente González, *Member, IEEE*, and Enrique A. Vargas Cabral, *Member, IEEE*

Facultad de Ciencias y Tecnología, Universidad Católica “Nuestra Señora de la Asunción”

Asunción, Paraguay — {elias.alvarez, vgonzalez, evargas}@uc.edu.py

Abstract—Programmable mixed-signal platforms provide an attractive foundation for scientific instrumentation by integrating configurable analog resources and embedded digital processing within a single device. However, the limited precision of their configurable analog building blocks often constrains analog front-end performance. This paper proposes a Digitally Assisted Analog Front-End architecture that temporarily exploits the embedded mixed-signal resources of a programmable system-on-chip (PSoC) to improve the operating conditions of configurable analog hardware before signal acquisition while preserving a conventional analog acquisition path during normal operation.

As a proof of architectural feasibility, the proposed architecture is demonstrated through an automatic foreground DC-offset calibration that sequentially recenters the programmable-gain amplifier, band-pass filter, summing stage, and low-pass filter using the on-chip ADC, DAC, programmable digital filter, and embedded processor.

The architecture was experimentally evaluated on two independently assembled low-cost geophone acquisition boards under eight board-gain configurations. Relative to a common fixed-reference baseline, the calibrated low-pass output reduced the residual DC offset from 2.9–45.8% to 0.4–3.9% of the nominal ADC input span while using a single controller configuration across all reported conditions.

These results demonstrate that temporary embedded digital assistance provides a practical means of improving the operating conditions of configurable analog front ends without modifying the acquisition signal path. Although demonstrated through foreground DC-offset calibration, the proposed architecture is not restricted to this function and can be extended to additional digitally assisted analog calibration and optimization tasks. Statistical validation over larger hardware populations and broader environmental characterization remain future work.

Index Terms—Digitally assisted analog design, analog front end, mixed-signal systems, geophone instrumentation, programmable system-on-chip (PSoC).

I. INTRODUCTION

Modern programmable mixed-signal platforms have become an attractive foundation for low-cost scientific instrumentation because they integrate configurable analog resources together with analog-to-digital and digital-to-analog converters, programmable digital filters, direct memory access, and embedded processors within a single device. However, the configurable analog building blocks available in these platforms generally provide lower precision, larger offsets, and reduced matching than dedicated analog integrated circuits, limiting the achievable performance of the analog front end.

Rather than addressing these limitations through higher-grade analog components, manual trimming, or additional external circuitry, the proposed work follows the principles of digitally

assisted analog design introduced by Murmann and Boser [1] and further developed by Murmann [2]. In this work, a *Digitally Assisted Analog Front-End* denotes an architecture in which embedded digital resources temporarily assist the analog circuitry to improve its effective operating conditions while leaving the acquisition signal path unchanged during normal operation. Although digitally assisted analog design has primarily been investigated at the integrated-circuit level, the present work extends the same philosophy to low-cost scientific instrumentation through a geophone acquisition platform.

Low-cost multichannel geophone acquisition systems provide a representative application for this architecture. Surface-wave methods such as Multichannel Analysis of Surface Waves (MASW) estimate Rayleigh-wave dispersion to infer shear-wave velocity profiles for geotechnical site characterization [3], [4]. Low-cost embedded geophone interfaces have already been demonstrated [5], [6], but in multistage analog conditioning chains, accumulated amplifier and reference offsets progressively reduce the available dynamic range and, at high gain, may saturate intermediate stages before the microvolt-level seismic signal reaches the acquisition converter. Improving the effective operating conditions of the analog front end therefore directly benefits the overall measurement system.

The proposed front end forms part of a low-cost reconfigurable Internet-of-Things (IoT) geophone acquisition platform [7] based on SM-24 moving-coil geophones [8]. The PSoC 5LP integrates programmable analog blocks, voltage DACs (VDACs), a delta-sigma ADC, programmable digital filters, DMA resources, and an Arm Cortex-M3 processor [9], providing all resources required to implement the proposed architecture. As a proof of architectural feasibility, this work implements an automatic foreground DC-offset calibration that sequentially recenters the programmable-gain amplifier (PGA), band-pass filter (BP), summing stage (SUM), and low-pass filter (LP) before acquisition.

Previous offset-compensation techniques generally follow three approaches: numerical estimation and digital correction [10], [11], physical trimming of individual analog stages [12], or autozero and chopper stabilization techniques [13], [14]. In contrast, the proposed architecture employs embedded digital resources only during foreground calibration. Once the desired operating points have been established, the calibration subsystem is disabled and the analog signal chain operates conventionally throughout data acquisition.

The contributions of this work are threefold: (i) the proposal

of a Digitally Assisted Analog Front-End architecture that exploits embedded mixed-signal resources to improve the effective operating conditions of configurable analog hardware while preserving hardware simplicity; (ii) its demonstration through automatic foreground DC-offset calibration of a complete low-cost geophone conditioning chain; and (iii) an experimental evaluation on two independently assembled acquisition boards under multiple gain configurations using a single controller configuration across all reported conditions.

The remainder of this paper is organized as follows. Section II presents the proposed architecture. Section III describes the foreground calibration method. Section IV reports the experimental validation, followed by the discussion and conclusion.

II. DIGITALLY ASSISTED ANALOG FRONT-END ARCHITECTURE

The proposed Digitally Assisted Analog Front-End architecture combines a conventional analog acquisition path with temporary embedded digital assistance during foreground calibration. Unlike post-acquisition digital compensation, the embedded digital resources are employed only to establish the desired operating point of each analog stage. Once calibration is completed, the digital assistance is disabled and signal acquisition proceeds entirely through the calibrated analog signal path.

The architecture is implemented on a PSoC 5LP programmable mixed-signal platform. During foreground calibration, the embedded analog multiplexer, delta-sigma ADC, programmable digital filter, voltage DACs (VDACs), and embedded processor are temporarily repurposed as a mixed-signal feedback system that assists the analog circuitry while leaving the acquisition signal path unchanged. During normal operation, these resources resume their conventional acquisition functions.

The analog signal path, derived from the low-frequency geophone front end proposed by Ma *et al.* [15], is shown in Fig. 1. The conditioning chain consists of a programmable-gain instrumentation amplifier (PGA), a band-pass filter, an inverting summing stage, and a second-order low-pass filter. Four independently controlled VDACs shift the operating point of each stage during foreground calibration.

The embedded digital resources sequentially measure the output of each analog stage through the internal analog multiplexer and delta-sigma ADC. The filtered DC estimate determines the VDAC correction required to recenter each stage. Calibration proceeds from the PGA to the low-pass filter because each stage inherits the residual offset propagated from the preceding stages.

Assuming quasi-static offsets during calibration, negligible loading between stages, and linear superposition of DC contributions, the residual offset at the output of stage i can be expressed as

$$y_i^{\text{DC}} = \sum_{j < i} A_{ij} y_j^{\text{DC}} + b_i + K_i u_i, \quad (1)$$

where A_{ij} represents the DC transfer gain from stage j to stage i , b_i denotes the intrinsic offset generated by stage i , and

K_i is the DC gain relating the injected VDAC voltage u_i to the output of the corresponding stage.

This sequential operating principle is the key characteristic of the proposed Digitally Assisted Analog Front-End architecture. Each stage is temporarily assisted until its operating point converges to the desired value. After foreground calibration, the digital assistance is disabled and the analog front end operates as a conventional feed-forward signal chain throughout data acquisition.

III. FOREGROUND CALIBRATION METHOD

As introduced in Section II, the proposed Digitally Assisted Analog Front-End architecture performs foreground calibration before data acquisition. During this stage, embedded digital resources temporarily assist each analog stage to establish its operating point. Once calibration is completed, the digital assistance is disabled and the analog signal chain resumes conventional feed-forward operation.

A. Calibration Workflow

The calibration workflow is illustrated in Fig. 2. At boot, after a gain change, or on command, the firmware loads the stored DAC codes and verifies whether the previously established calibration remains valid. Since DC estimation assumes a stationary geophone and slowly varying internal states, a valid operating point immediately returns the system to acquisition. Otherwise, the PGA, BP, SUM, and LP stages are calibrated sequentially with filter reset and settling after each stage. A watchdog timer and sample-count limits bound the process; during acquisition, the controller remains inactive, the LP stage is selected, and the VDAC codes remain constant.

During calibration, the programmable digital filter operates as a 128-tap FIR DC estimator, whereas during acquisition it is reconfigured with coefficients matched to the geophone bandwidth. After calibration, the acquisition coefficients, filter state, and routing are restored. A gain-indexed EEPROM record stores the valid-stage mask, four DAC codes, version, and cyclic-redundancy check (CRC); failed calibrations retain their bounded best codes without overwriting a valid record. Fig. 3 shows the digital hardware implementing this workflow.

B. Control Law and Calibration Parameters

The same control framework is independently applied to each analog stage. For stage i , $\hat{y}_i[n]$ is the filtered signed ADC count, r_i is the desired reference count, and $e_i[n]$ is the residual. Since the calibration target is the reference level, $r_i = 0$ and therefore $e_i[n] = \hat{y}_i[n]$. The residual is first mapped to the 8-bit DAC domain:

$$\begin{aligned} \varepsilon_i[n] &= \text{round} \left(e_i[n] \frac{q_{\text{ADC}}}{q_{\text{DAC}}} \right) \\ &= \text{round} \left(\frac{e_i[n] V_{\text{ADC,span}} N_{\text{DAC}}}{N_{\text{ADC}} V_{\text{DAC,span}}} \right), \end{aligned} \quad (2)$$

where $q_x = V_{x,\text{span}}/N_x$ is the quantization step and N_x the number of quantization levels. Nominal datasheet values are used throughout: $N_{\text{ADC}} = 2^{18}$, $N_{\text{DAC}} = 2^8$, $V_{\text{ADC,span}} = 5000$ mV, and $V_{\text{DAC,span}} = 4096$ mV, giving




Fig. 1: Analog signal chain: four independent VDAC references trim the programmable-gain amplifier (PGA), band-pass filter (BP), summing stage (SUM), and low-pass filter (LP), with a shared ADC/multiplexer measurement path.




Fig. 2: Foreground calibration flow: stored-code verification, sequential trimming, and acquisition.

$q_{ADC} = 5000/2^{18}$ mV/count and $q_{DAC} = 16$ mV/code [9], [16].

Equation 2 produces an integer error in equivalent DAC codes. To avoid oscillation between adjacent codes when the ideal operating point is not realizable, the implementation adopts the conservative one-step floor

$$\Delta_{i,min}^{impl} = \max(1, \lceil |K_i| \rceil), \quad (3) \quad \bar{\varepsilon}_i[n] = \begin{cases} 0, & |\varepsilon_i[n]| \leq \Delta_i, \\ \varepsilon_i[n], & \text{otherwise,} \end{cases} \quad (4)$$

Inside the deadband, Eq. 4 suppresses integration, while lock and refinement determine convergence. Table I lists the adopted values satisfying $\Delta_i \geq \Delta_{i,min}^{impl}$.

Under the assumptions of Section II, the architecture requires a measurable stage output together with sufficient




Fig. 3: Digital hardware implementing the calibration workflow (top); AUX/IoT blocks (bottom) belong to the broader platform [7], outside this paper's scope.

trim authority and range. The controller is implemented in positional proportional-integral (PI) form,

$$c_i^*[n] = c_{i,base} - s_i \left[\frac{k_{P,i}}{|K_i|} \bar{\varepsilon}_i[n] + \frac{k_{I,i}}{|K_i|} \sum_{q=0}^{n-1} \bar{\varepsilon}_i[q] \right], \quad (5)$$

where $c_{i,base}$ is the baseline feedforward code and $s_i = \text{sgn}(K_i)$. The integral term accumulates accepted residuals and resets inside the deadband. The VDAC-to-node gains $|K_i|$ follow from the stage topology; for the two-op-amp instrumentation amplifier PGA [17], $K_{PGA} = 1$.

The command is clipped to the configured 0–255 DAC range. At either limit, integration is suspended whenever the residual would drive the command farther into saturation, preventing windup. Convergence requires a fixed number of consecutive in-deadband samples, while an adjacent-code trial is retained

TABLE I: Parameters used for the reported measurements. Deadbands are in equivalent DAC codes; S/L/R are settle/lock/refine samples at 2604 Hz, whereas Timeout is in seconds.

Stage	$ K_i $	$\Delta_{i,\min}^{\text{impl}}$	Δ_i	$k_{P,i}$	$k_{T,i}$	S/L/R	Timeout (s)
PGA	1	1	18	10^{-3}	3×10^{-4}	512/512/1024	11.5
BP	1	1	3	10^{-4}	5×10^{-4}	512/1024/1024	17.3
SUM	7.89	8	10	10^{-4}	5×10^{-4}	512/512/1024	11.5
LP	6	6	8	10^{-4}	5×10^{-4}	1024/1024/2048	17.3

only if it reduces the filtered residual. At timeout, the best code is preserved and the stage is flagged.

The parameter set in Table I was selected empirically during preliminary bench tests and subsequently kept fixed for all reported measurements. No systematic optimization was performed, demonstrating robust operation with a single controller configuration across all evaluated boards and gain settings. Section V discusses the selected value of $\Delta_{\text{PGA}} = 18$. Finer trim resolution could be achieved through current-output DACs or buffered injection topologies [16] without modifying the foreground calibration method.

IV. EXPERIMENTAL VALIDATION

The proposed Digitally Assisted Analog Front-End architecture was experimentally evaluated to verify that embedded digital assistance improves the effective operating conditions of the analog signal chain while preserving a conventional acquisition path during normal operation. The evaluation comprised foreground calibration on two independently assembled geophone acquisition boards under multiple gain configurations and quantitative residual DC-offset measurements.

A. Prototype and Comparison Conditions

The experimental validation comprised eight board-gain configurations: all five PGA settings on Board A together with the $\times 16$, $\times 32$, and $\times 50$ settings on Board B. Each configuration was evaluated through ten paired restarts ($N = 10$), representing repeated measurements of the same board and gain rather than independent devices.

A single fixed-reference baseline, c_{base} , selected empirically on Board B at $\times 50$, was applied unchanged to all reported configurations. For each calibrated condition, the four analog stages were processed sequentially and the resulting DAC codes remained fixed during acquisition. Post-calibration EEPROM writes were disabled so that every restart began from the same baseline.

Board B at $\times 1$ and $\times 4$ were excluded because their baseline residuals already lay within the calibration deadbands, preventing corrective updates. A separate narrower-deadband diagnostic confirmed the expected behavior (Section V).

B. Residual DC-Offset Measurement and Results

The LP output was selected as the primary performance metric because it directly feeds the acquisition ADC. Measurements at the PGA, BP, and SUM outputs document the sequential propagation of the foreground calibration through the analog signal chain.




Fig. 4: Representative foreground calibration trajectories: stage deviations relative to V_{ref} during calibration at $\times 16$ gain (total differential gain $\times 32$). Dashed light-gray traces are oscilloscope measurements; colored curves are resampled 128-tap-FIR reconstructions, not internal logs (Section V).

A four-channel Tektronix TDS 2004B recorded the mean output voltage of the PGA, BP, SUM, and LP stages over a 1-s window after settling. Probe grounds were connected to $V_{\text{ref}} = V_{\text{DDA}}/2$, so each channel measured $V_{\text{stage}} - V_{\text{ref}}$. Within each restart, the fixed-reference condition was always recorded before the calibrated condition, preserving paired measurements.

Table II reports the mean and sample standard deviation of the normalized residual offset over ten paired restarts. Figure 4 shows representative calibration trajectories reconstructed by applying the 128-tap FIR used by the controller to oscilloscope records resampled at the controller rate.

Across the eight reported board-gain configurations, the proposed Digitally Assisted Analog Front-End consistently reduced the LP residual DC offset without requiring board-specific or gain-specific controller retuning. Relative to the shared fixed-reference baseline, the residual offset decreased from 2.9–45.8%FS to 0.4–3.9%FS. Individual calibrated observations ranged from 0.1–5.2%FS (Table II). A one-sided sign test on the paired LP measurements rejected the null hypothesis of no reduction in all eight configurations (10 of 10 paired restarts, exact $p \approx 10^{-3}$).

V. DISCUSSION AND CONCLUSION

The proposed Digitally Assisted Analog Front-End architecture demonstrates that embedded mixed-signal resources can improve the effective operating conditions of configurable analog hardware without modifying the analog acquisition path during normal operation. Unlike digital post-processing, the embedded resources temporarily assist the analog circuitry during foreground calibration and are subsequently disengaged, allowing the calibrated signal chain to operate as a conventional feed-forward analog front end.

From an instrumentation perspective, the proposed architecture differs from two conventional approaches. Unlike precision analog front ends designed to operate close to the sensor's Johnson-noise limit [18], it trades analog component precision for embedded measurement and digital assistance. Likewise, unlike purely digital offset compensation, it physically recenters observable additive DC errors within the available VDAC authority and range instead of correcting them numerically after acquisition. The reported improvements therefore reflect the performance of the complete architecture using a common fixed-reference baseline and a single controller configuration across all evaluated board and gain combinations rather than per-stage parameter optimization.

TABLE II: Residual DC offset (%FS of the nominal 5-V ADC span), mean $\pm$ sample standard deviation over $N=10$ paired baseline-seeded restarts per reported board/gain cell. Within each cell, the upper and lower values correspond to the shared fixed-reference and calibrated conditions, respectively.

Stage	A, $\times 1$	A, $\times 4$	A, $\times 16$	B, $\times 16$	A, $\times 32$	B, $\times 32$	A, $\times 50$	B, $\times 50$
PGA	3.5 ± 0.2	2.4 ± 0.1	2.4 ± 0.1	2.1 ± 0.1	1.0 ± 0.2	1.0 ± 0.2	1.2 ± 0.3	2.5 ± 0.1
	3.4 ± 0.3	2.1 ± 0.3	1.9 ± 0.2	1.7 ± 0.1	0.5 ± 0.2	0.5 ± 0.2	1.0 ± 0.5	1.8 ± 0.3
BP	1.5 ± 2.2	4.9 ± 0.3	3.8 ± 0.9	0.66 ± 0.02	7.0 ± 0.4	0.66 ± 0.01	1.0 ± 0.7	0.65 ± 0.01
	1.2 ± 0.2	1.0 ± 0.2	1.5 ± 1.5	0.66 ± 0.02	1.0 ± 0.5	0.66 ± 0.01	0.9 ± 0.5	0.65 ± 0.02
SUM	$21.8 \pm 1.1^\dagger$	6.7 ± 1.0	4.9 ± 1.5	4.5 ± 0.8	7.4 ± 0.3	8.0 ± 0.8	0.4 ± 0.2	0.9 ± 0.6
	0.8 ± 0.2	1.0 ± 0.3	1.4 ± 1.5	0.6 ± 0.5	0.6 ± 0.2	1.2 ± 0.3	$0.8 \pm 0.6^\ddagger$	0.9 ± 0.6
LP	$45.8 \pm 3.1^\dagger$	$42.6 \pm 4.2^\dagger$	$29.6 \pm 6.8^\dagger$	3.0 ± 0.1	$12.4 \pm 1.3^\dagger$	2.9 ± 0.1	4.1 ± 2.1	2.9 ± 0.1
	3.2 ± 0.9	3.9 ± 0.8	2.3 ± 1.4	0.7 ± 0.1	1.7 ± 0.7	0.4 ± 0.2	1.2 ± 0.4	0.7 ± 0.2

Lower is better. † Fixed reference $\geq 10\%$ FS. ‡ The marked calibrated mean is larger than its baseline; equality after rounding is not marked (Section V).

The proposed foreground calibration strategy also differs from continuous DC-servo architectures, which inherently introduce a settling-versus-bandwidth tradeoff through permanently closed feedback loops [14]. Here, digital assistance is active only during foreground calibration. Once calibration is completed, the controller is disabled, the VDAC outputs remain constant, and the acquisition path contains no continuously active digital feedback.

The present implementation should be interpreted as a proof of architectural feasibility rather than as an optimized analog front end. The relatively modest PGA improvement illustrates this point. Because $|K_{\text{PGA}}| = 1$, the selected deadband ($\Delta_{\text{PGA}} = 18$) accepts integer-error buckets through approximately ± 288 mV (continuous edge near ± 296 mV after rounding). Consequently, the 0.24-V residual shown in Fig. 4 reflects the selected stopping criterion rather than controller instability. A separate diagnostic experiment on Board B at $\times 4$ gain, performed outside the reported comparison, reduced the LP residual from 2.98 to 0.84%FS using a narrower deadband, indicating that further improvement is possible through parameter optimization. Likewise, the only increase observed at the reported precision (Board A, SUM stage, $\times 50$ gain, from 0.4 to 0.8%FS) results from deadband acceptance and does not propagate to the downstream LP output.

The timing results also support the practical feasibility of foreground calibration. Visible correction in Fig. 4 spans approximately 7 s, while informal bench observations indicated completion in about 10 s. The configured timeout windows total 57.6 s (approximately 60.5 s including settling and refinement), excluding stored-code verification and switching overhead. No timeout occurred during the reported experiments; the only timeout observed in bench testing was a board powered while its geophone was moving, whose AC transient violated the quasi-static assumption required during foreground calibration. Nevertheless, the present study was intentionally limited to two independently assembled boards and fixed calibration ordering; consequently, it does not establish population-level statistical performance, long-term drift behavior, or optimal controller tuning.

Overall, the proposed Digitally Assisted Analog Front-End architecture offers a practical means of improving the operating conditions of low-cost configurable analog front ends by temporarily exploiting embedded mixed-signal resources. The reported foreground DC-offset calibration consistently reduced the residual offset across all evaluated boards and gain settings

using a single controller configuration, while preserving a conventional analog acquisition path. Although demonstrated through DC-offset calibration, the architecture is not restricted to this function and can be extended to other digitally assisted tasks in future work.

REFERENCES

- [1] B. Murmann and B. E. Boser, "Digitally assisted analog integrated circuits: Closing the gap between analog and digital," *ACM Queue*, vol. 2, no. 1, pp. 64–71, Mar. 2004, doi: 10.1145/984458.984494.
- [2] B. Murmann, "Digitally assisted analog circuits," *IEEE Micro*, vol. 26, no. 2, pp. 38–47, Mar.–Apr. 2006, doi: 10.1109/MM.2006.33.
- [3] C. B. Park, R. D. Miller, and J. Xia, "Multichannel analysis of surface waves," *Geophysics*, vol. 64, no. 3, pp. 800–808, 1999, doi: 10.1190/1.1444590.
- [4] S. Foti et al., *Surface Wave Methods for Near-Surface Site Characterization*. Boca Raton, FL, USA: CRC Press, 2014, doi: 10.1201/b17268.
- [5] O. Kafadar, "A geophone-based and low-cost data acquisition and analysis system designed for microtremor measurements," *Geoscientific Instrumentation, Methods and Data Systems*, vol. 9, pp. 365–373, 2020, doi: 10.5194/gi-9-365-2020.
- [6] J. L. Wijayaraja et al., "Toward long range detection of elephants using seismic signals: A geophone-sensor interface for embedded systems," *IEEE Access*, vol. 12, pp. 72 210–72 223, 2024, doi: 10.1109/ACCESS.2024.3401855.
- [7] J. A. Guevara et al., "Dynamically reconfigurable WSN node based on ISO/IEC/IEEE 21451 TEDS," *IEEE Sensors J.*, vol. 15, no. 5, pp. 2567–2576, 2015, doi: 10.1109/JSEN.2014.2370456.
- [8] Sensor Nederland B.V., "SM-24 geophone element," product brochure, 2006.
- [9] Infineon Technologies AG, "PSoC 5LP: CY8C58LP family datasheet," no. 001-84932, 2024.
- [10] G. Das G and P. Sekar, "PSoC 3 and PSoC 5LP analog signal chain calibration," Cypress Semiconductor, Appl. Note AN68403, 2017.
- [11] P. Lopin and K. V. Lopin, "PSoC-Stat: A single chip open source potentiostat based on a Programmable System on a Chip," *PLOS ONE*, vol. 13, no. 7, p. e0201353, 2018, doi: 10.1371/journal.pone.0201353.
- [12] C. Mohan et al., "Experimental body-input three-stage DC offset calibration scheme for memristive crossbar," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2020, pp. 1–5, doi: 10.1109/ISCAS45731.2020.9180811.
- [13] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," *Proc. IEEE*, vol. 84, no. 11, pp. 1584–1614, Nov. 1996, doi: 10.1109/5.542410.
- [14] Y. Liu et al., "A low-noise chopper amplifier with offset and low-frequency noise compensation DC servo loop," *Electronics*, vol. 9, no. 11, p. 1797, 2020, doi: 10.3390/electronics9111797.
- [15] K. Ma et al., "An effective method for improving low-frequency response of geophone," *Sensors*, vol. 23, no. 6, p. 3082, 2023, doi: 10.3390/s23063082.
- [16] C. Keeser, "Using PSoC 3 and PSoC 5LP IDACs to build a better VDAC," Cypress Semiconductor, Appl. Note AN60305, 2017.
- [17] P. Sekar, "Instrumentation amplifier using PSoC 3," Cypress Semiconductor, Appl. Note AN60319, 2010.
- [18] R. Kirchhoff et al., "Huddle test measurement of a near Johnson noise limited geophone," *Rev. Sci. Instrum.*, vol. 88, no. 11, p. 115008, 2017, doi: 10.1063/1.5000592.