


Ìn2
In1
In0
Load
Incr
Q2
Q1
Q0
+5V
S2
S1
S0
S7
S6
S5
S4
S3
S2
S1
S0
Out
cont = 0
Q0 = Qac
i<nreg-1
i<nreg
Ini
Q0


Memoria 1
M7
M6
M5
M4
M3
M2
M1
M0
D4
D3
D2
D1
D0
s_dec_bus
incr_i
en_dec_bus
clr_i
clrPreset
clr_acarr
en_dec_suma
Memoria 0
M7
M6
M5
M4
M3
M2
M1
M0
D4
D3
D2
D1
D0
ctrl_not
shift
decr_cont
enIn_acarr
selector_S1
selector_S2
s_dec_suma
enIN_asig