
Configuring the DMA Peripheral

Introduction

Author: Keith Curtis, Microchip Technology Inc.

The Direct Memory Access (DMA) peripheral is a byte-wide transfer system that can copy data from Program Flash Memory, Data EEPROM, General Purpose Registers (GPR) and Special Function Registers (SFR) to General Purpose or Special Function Registers. The transfer is transparent to the CPU and can be configured to interleave its transfers with the processor's operations or suspend processor operations until the DMA transfer is complete.

DMA transfers can be triggered by software and a variety of CIP trigger signals including clocks, timers outputs, comparators, communication peripherals, as well as CLCs. DMA transfers can operate as one-shot transfers or be configured to run continuously until stopped by either software intervention or a hardware CIP-based abort trigger.

Configuring the DMA peripheral involves several steps that can be a little confusing for someone who is new to the peripheral. This technical brief will cover the general configuration process and will highlight many of the available options.



Important: Several device families have multiple DMA peripherals. To access the registers associated with a specific DMA peripheral will require setting the DMASELECT register with the appropriate values. The DMA registers will then be available in the common memory address block.

To configure a DMA peripheral, the following sections need to be configured:

- Source and destination memory address
- Source and destination message sizes
- DMA trigger events
- DMA abort events (optional)
- DMA automation
- DMA interrupts (optional)
- DMA priority and enabling of the overall DMA peripheral

There will also be a **closing section** that covers the variety of Status bits and registers available for monitoring the DMA progress.

The source and destination memory addresses include both the address and the type of memory; EEPROM, Flash Program Memory or SFR/GPR data memory.



Important: DMA can source data from EEPROM, Flash Program Memory and SFR/GPR data memory, but can only use GPR/SFR memory as a destination.

The source and destination sizes are the number of bytes in a message. Each byte is considered a transaction, a group of transactions that occur in response to a trigger are considered a message, and a group of messages are

considered a DMA operation. The size variables refer to the number of transactions that constitute a message. For example;

- Transferring data from a serial port Rx register to a data buffer would have a source size of one and a destination size equal to the buffer size.
- Transferring data from a data buffer to a serial Tx register would have a source size equal to the buffer size and a destination size of one.
- Transferring data from a data buffer to a 16-bit PWM duty cycle register would have a source size equal to the buffer size and a destination size of two.

The DMA trigger event can either be software or a CIP-based hardware trigger, such as timer roll over, comparator output or a group of signals combined in a CLC combinational logic function. The DMA abort is a similar function with both software and CIP-based hardware options.

Note: This is optional in that DMA can also be configured to operate continuously once enabled or shut down at the end of the DMA operation.

The DMA automation is what happens after the transfer; the source/destination addresses can be post incremented, post decremented or fixed. The automation also refers to which counter rollover, if any, will terminate the DMA operation.

The DMA peripheral is also capable of generating up to four specialized interrupts; one at the rollover of the source counter, one at the rollover of the destination counter, one in the event of an abort and one for an overrun error event.

Note: Individual devices may have options specific to that device. This document can be used as a general guide, but for specific settings and options, refer to the device data sheet.

Table of Contents

Introduction.....	1
1. Setting the Source.....	4
1.1. Configuring the DMA Source.....	4
1.2. Loading the Source Registers.....	4
2. Setting the Destination.....	7
2.1. Configuring Destination Registers.....	7
2.2. Loading Destination Registers.....	7
3. Setting the Size of Transfer.....	8
4. Selecting the Transfer Trigger.....	9
5. Selecting an Abort Trigger.....	13
6. Configuring DMA Automation.....	14
7. Enabling Interrupts.....	15
8. Setting Transfer Priority and Enabling Transfers.....	16
9. Monitor Transfer Status.....	18
The Microchip Website.....	19
Product Change Notification Service.....	19
Customer Support.....	19
Microchip Devices Code Protection Feature.....	19
Legal Notice.....	19
Trademarks.....	20
Quality Management System.....	20
Worldwide Sales and Service.....	21

1. Setting the Source

The DMA peripheral can source data from three different memory systems in the microcontroller; Data EEPROM, Program Flash Memory and SFR/GPR memory.

1.1 Configuring the DMA Source

To configure the DMA source, the first step is to select the type of source memory. This is accomplished by setting the SMR bits in the DManCON1 register. [Table 1-1](#) lists the possible options and the associated bit combination.

Table 1-1. Source Memory Selection

SMR[1:0]	Source Memory Region
11	Data EEPROM
10	Data EEPROM
01	Program Flash Memory
00	SFR/GPR data space

Once the type of source memory is selected, the next step is to load the DManSSAL, DManSSAH and DManSSAU registers. These registers specify the address of the source data. Together, the three registers can hold up to a 22-bit address.

Note: For Data EEPROM and SFR/GPR memory, only the DManSSAL and DManSSAH registers are used and the contents of the DManSSAU register is ignored. However, it is considered good programming practice to program DManSSAU with the value 0x38 for Data EEPROM access (program memory prefix address for the EEPROM area in Program Flash Memory address space).

1.2 Loading the Source Registers

Loading the source registers can be accomplished by using the set address routines supplied by MCC. They can be loaded individually by the system software, or all three registers can be loaded together by equating the DMAxSSA register with a 16- or 24-bit constant or variable containing the desired address.

```
DManSSa = 0x2C0070; // Access Device Information Area
```

Note: If the SMR bits are set for access to PFM, data EEPROM addresses can be accessed by loading the DManSSAU register with the value 0x38. In fact, loading the DManSSAU with other 8-bit MSb values will allow access to other upper flash memory areas including the Device Information Area (DIA) and User ID words. See [Figure 1-1](#).

Figure 1-1. Program and Data Memory Map

Rev. 42-001
4/2024

Address	Device		
	PIC18Fx5Q43	PIC18Fx6Q43	PIC18Fx7Q43
00 0000h to 00 3FFFh	Program Flash Memory (16 KW) ⁽¹⁾	Program Flash Memory (32 KW) ⁽¹⁾	Program Flash Memory (64 KW) ⁽¹⁾
00 4000h to 00 7FFFh			
00 8000h to 00 FFFFh	Not Present ⁽²⁾	Not Present ⁽²⁾	
01 0000h to 01 FFFFh			
02 0000h to 1F FFFFh		Not Present ⁽²⁾	
20 0000h to 20 003Fh	User IDs (32 Words) ⁽³⁾		
20 0040h to 2B FFFFh	Reserved		
2C 0000h to 2C 00FFh	Device Information Area (DIA) ⁽³⁾⁽⁵⁾		
2C 0100h to 2F FFFFh	Reserved		
30 0000h to 30 0009h	Configuration Bytes ⁽³⁾		
30 000Ah to 37 FFFFh	Reserved		
38 0000h to 38 03FFh	Data EEPROM (1024 Bytes)		
38 0400h to 3B FFFFh	Reserved		
3C 0000h to 3C 0009h	Device Configuration Information ⁽³⁾⁽⁴⁾⁽⁵⁾		
3C 000Ah to 3F FFFBh	Reserved		
3F FFFCh to 3F FFFDh	Revision ID (1 Word) ⁽³⁾⁽⁴⁾⁽⁵⁾		
3F FFFEh to 3F FFFFh	Device ID (1 Word) ⁽³⁾⁽⁴⁾⁽⁵⁾		

- Note 1:** Storage Area Flash is implemented as the last 128 Words of User Flash, if enabled.
- 2:** The addresses do not roll over. The region is read as '0'.
- 3:** Not code-protected.
- 4:** Hard-coded in silicon.
- 5:** This region cannot be written by the user and it's not affected by a Bulk Erase.

In addition to the standard set of SFR memory locations, an additional copy of select SFRs is available to the DMA system exclusively. This section of SFR memory contains shadow copies of multiple SFRs. For programmer's convenience, the registers have been placed adjacent to each other to facilitate DMA access. See [Figure 1-2](#).

Figure 1-2. Special Function Register MAP (DMA Access Only)

40FFH	-	40DFH	-	40BFH	-	409FH	-	407FH	-	405FH	-	403FH	-	401FH	-
40FEH	-	40DEH	-	40BEH	-	409EH	-	407EH	-	405EH	-	403EH	-	401EH	-
40FDH	-	40DDH	-	40BDH	-	409DH	-	407DH	ADRESH_M1	405DH	-	403DH	-	401DH	-
40FCH	-	40CDH	-	40BCH	-	409CH	-	407CH	ADRESL_M1	405CH	-	403CH	-	401CH	-
40FAH	-	40BBH	-	40ABH	-	409BH	-	407BH	ADPCMH_M1	405BH	-	403BH	-	401BH	PWM351P2H_M1
40F8H	-	40ABH	-	408AH	-	409AH	-	407AH	ADCLK_M1	405AH	-	403AH	-	401AH	PWM351P2L_M1
40F9H	-	409BH	-	408BH	-	409BH	-	4079H	ADACT_M1	4059H	-	4039H	-	4019H	PWM351P1H_M2
40F8H	-	409BH	-	408BH	-	409BH	-	4078H	ADREF_M1	4058H	-	4038H	-	4018H	PWM351P1_M2
40F7H	-	409BH	-	4087H	-	4097H	-	4077H	ADCON3_M1	4057H	-	4037H	-	4017H	PWM251P2H_M1
40F6H	ADRESH_M2	40D6H	-	4086H	-	4096H	-	4076H	ADCON2_M1	4056H	-	4036H	-	4016H	PWM251P2L_M1
40F5H	ADRESL_M2	40D5H	-	4085H	-	4095H	-	4075H	ADCON1_M1	4055H	-	4035H	-	4015H	PWM251P1H_M2
40F4H	ADPCMH_M2	40D4H	-	4084H	-	4094H	-	4074H	ADCON0_M1	4054H	-	4034H	-	4014H	PWM251P1_M2
40F3H	ADCAP_M2	40D3H	-	4083H	-	4093H	-	4073H	ADCAP_M1	4053H	-	4033H	-	4013H	PWM151P2H_M1
40F2H	ADACQH_M2	40D2H	-	4082H	-	4092H	-	4072H	ADACQH_M1	4052H	-	4032H	-	4012H	PWM151P2L_M1
40F1H	ADACQL_M2	40D1H	-	4081H	-	4091H	-	4071H	ADACQL_M1	4051H	-	4031H	PWM3PRH_M1	4011H	PWM151P1H_M2
40F0H	ADPREVH_M2	40D0H	-	4080H	-	4090H	-	4070H	ADPREVH_M1	4050H	-	4030H	PWM3PRL_M1	4010H	PWM151P1L_M2
40EFH	ADPREVL_M2	40CFH	-	40AFH	-	408FH	-	406FH	ADPREVL_M1	404FH	-	402FH	PWM351P2H_M2	400FH	-
40EEH	ADRPT_M2	40CEH	-	40AEH	-	408EH	-	406EH	ADRPT_M1	404EH	-	402EH	PWM351P2L_M2	400EH	-
40EDH	ADCNT_M2	40CDH	-	40ADH	-	408DH	-	406DH	ADCNT_M1	404DH	-	402DH	PWM351P1H_M3	400DH	-
40ECH	ADACCU_M2	40CBH	-	40ACH	-	408CH	-	406CH	ADACCU_M1	404CH	-	402CH	PWM351P1L_M3	400CH	-
40CBH	ADACCH_M2	40CBH	-	40ABH	-	408BH	-	406BH	ADACCH_M1	404BH	-	402BH	PWM2PRH_M1	400BH	PWM351P1H_M1
40EAH	ADACCL_M2	40CAH	-	40AAH	-	408AH	-	406AH	ADACCL_M1	404AH	-	402AH	PWM2PRL_M1	400AH	PWM351P1L_M1
40E9H	ADFLTRH_M2	40CAH	-	40A9H	-	4089H	-	4069H	ADFLTRH_M1	4049H	-	4029H	PWM251P2H_M2	4009H	PWM251P1H_M1
40E8H	ADFLTRL_M2	40CBH	-	40A8H	-	4088H	-	4068H	ADFLTRL_M1	4048H	-	4028H	PWM251P2L_M2	4008H	PWM251P1H_M1
40E7H	ADSTPTH_M2	40CBH	-	40A7H	-	4087H	-	4067H	ADSTPTH_M1	4047H	-	4027H	PWM251P1H_M3	4007H	PWM251P1H_M1
40E6H	ADSTPTL_M2	40CBH	-	40A6H	-	4086H	-	4066H	ADSTPTL_M1	4046H	-	4026H	PWM251P1L_M3	4006H	PWM251P1L_M1
40E5H	ADERRH_M2	40CAH	-	40A5H	-	4085H	-	4065H	ADERRH_M1	4045H	-	4025H	PWM3PRH_M1	4005H	CCPR3H_M1
40E4H	ADERR_M2	40CAH	-	40A4H	-	4084H	-	4064H	ADERR_M1	4044H	-	4024H	PWM3PRL_M1	4004H	CCPR3L_M1
40E3H	ADUTHH_M2	40CBH	-	40A3H	-	4083H	-	4063H	ADUTHH_M1	4043H	-	4023H	PWM151P2H_M2	4003H	CCPR2H_M1
40E2H	ADUTHL_M2	40CBH	-	40A2H	-	4082H	-	4062H	ADUTHL_M1	4042H	-	4022H	PWM151P2L_M2	4002H	CCPR2L_M1
40E1H	ADLTHH_M2	40CBH	-	40A1H	-	4081H	-	4061H	ADLTHH_M1	4041H	-	4021H	PWM151P1H_M3	4001H	CCPR1H_M1
40E0H	ADLTHL_M2	40CBH	-	40A0H	-	4080H	-	4060H	ADLTHL_M1	4040H	-	4020H	PWM151P1L_M3	4000H	CCPR1L_M1

41FFH	-	41DFH	-	41BFH	-	419FH	-	417FH	DMAnSPTRH_DMA6	415FH	DMAnDPTRL_DMA5	413FH	DMAnSSAH_DMA3	411FH	DMAnDSAH_DMA2
41FEH	-	41DEH	-	41BEH	-	419EH	-	417EH	DMAnSPTRL_DMA6	415EH	DMAnDCNTH_DMA5	413EH	DMAnSSAH_DMA3	411EH	DMAnDSAH_DMA2
41FDH	-	41DDH	-	41BDH	-	419DH	-	417DH	DMAnSCNTH_DMA6	415DH	DMAnDCNTL_DMA5	413DH	DMAnSSZH_DMA3	411DH	DMAnDSZH_DMA2
41FCH	-	41CDH	-	41BCH	-	419CH	-	417CH	DMAnSCNTL_DMA6	415CH	DMAnBUF_DMA5	413CH	DMAnSSZL_DMA3	411CH	DMAnDSL_DMA2
41FAH	TMR5H_M1	41DBH	-	41BBH	-	419BH	-	417BH	DMAnSDSAH_DMA6	415BH	DMAnSIRQ_DMA4	413BH	DMAnSPTRU_DMA3	411BH	DMAnDPTRH_DMA2
41F8H	TMR5L_M1	41DAH	-	41BAH	-	419AH	-	417AH	DMAnSDSAL_DMA6	415AH	DMAnAIRQ_DMA4	413AH	DMAnDPTRL_DMA3	411AH	DMAnDPTRL_DMA2
41F9H	TMR3H_M1	41D9H	-	41B9H	-	4199H	-	4179H	DMAnSDSZH_DMA6	4159H	DMAnCONC1_DMA4	4139H	DMAnSPTRL_DMA3	4119H	DMAnDCNTH_DMA2
41F8H	TMR3L_M1	41D8H	-	41B8H	-	4198H	-	4178H	DMAnSDSZL_DMA6	4158H	DMAnCONC0_DMA4	4138H	DMAnSCNTH_DMA3	4118H	DMAnDCNTL_DMA2
41F7H	TMR1H_M1	41D7H	-	41B7H	-	4197H	-	4177H	DMAnDPTRH_DMA6	4157H	DMAnSSAU_DMA4	4137H	DMAnSCNTL_DMA3	4117H	DMAnBRF_DMA2
41F6H	TMR1L_M1	41D6H	-	41B6H	-	4196H	-	4176H	DMAnDPTRL_DMA6	4156H	DMAnSSAH_DMA4	4136H	DMAnSDSAH_DMA3	4116H	DMAnSIRQ_DMA2
41F5H	-	41D5H	-	41B5H	-	4195H	-	4175H	DMAnDCNTH_DMA6	4155H	DMAnSSAL_DMA4	4135H	DMAnSDSAH_DMA3	4115H	DMAnSSZH_DMA2
41F4H	-	41D4H	-	41B4H	-	4194H	-	4174H	DMAnDCNTL_DMA6	4154H	DMAnSSZH_DMA4	4134H	DMAnSDSZH_DMA3	4114H	DMAnCONC1_DMA1
41F3H	-	41D3H	-	41B3H	-	4193H	-	4173H	DMAnBUF_DMA6	4153H	DMAnSSZL_DMA4	4133H	DMAnSCNTH_DMA3	4113H	DMAnCONC0_DMA1
41F2H	-	41D2H	-	41B2H	-	4192H	-	4172H	DMAnSIRQ_DMA6	4152H	DMAnSPTRU_DMA4	4132H	DMAnDPTRH_DMA3	4112H	DMAnSSAU_DMA1
41F1H	-	41D1H	-	41B1H	-	4191H	-	4171H	DMAnAIRQ_DMA6	4151H	DMAnSPTRL_DMA4	4131H	DMAnDPTRL_DMA3	4111H	DMAnSSAH_DMA1
41F0H	-	41D0H	-	41B0H	-	4190H	-	4170H	DMAnCONC1_DMA6	4150H	DMAnSPTRL_DMA4	4130H	DMAnDCNTH_DMA3	4110H	DMAnSSAL_DMA1
41EFH	-	41CFH	-	41AFH	-	418FH	-	416FH	DMAnCON0_DMA6	414FH	DMAnSCNTH_DMA4	412FH	DMAnDCNTL_DMA3	410FH	DMAnSSZH_DMA1
41EEH	-	41CEH	-	41AEH	-	418EH	-	416EH	DMAnSSAU_DMA6	414EH	DMAnSCNTL_DMA4	412EH	DMAnBUF_DMA3	410EH	DMAnSSZL_DMA1
41EDH	-	41CDH	-	41ADH	-	418DH	-	416DH	DMAnSSAH_DMA6	414DH	DMAnSDSAH_DMA4	412DH	DMAnSIRQ_DMA2	410DH	DMAnSPTRU_DMA1
41ECH	-	41CBH	-	41ACH	-	418CH	-	416CH	DMAnSSAL_DMA6	414CH	DMAnSDSAL_DMA4	412CH	DMAnAIRQ_DMA2	410CH	DMAnSPTRH_DMA1
41CBH	-	41CBH	-	41ABH	-	418BH	-	416BH	DMAnSSZH_DMA6	414BH	DMAnSDSZH_DMA4	412BH	DMAnCON1_DMA2	410BH	DMAnSCNTH_DMA1
41EAH	-	41CAH	-	41AAH	-	418AH	-	416AH	DMAnSSZL_DMA6	414AH	DMAnSDSZL_DMA4	412AH	DMAnCONC0_DMA2	410AH	DMAnSCNTH_DMA1
41E9H	-	41CH	-	41A9H	-	4189H	-	4169H	DMAnSPTRU_DMA6	4149H	DMAnDPTRH_DMA4	4129H	DMAnSSAU_DMA2	4109H	DMAnSCNTL_DMA1
41E8H	-	41CH	-	41A8H	-	4188H	-	4168H	DMAnSPTRH_DMA6	4148H	DMAnDPTRL_DMA4	4128H	DMAnSSAH_DMA2	4108H	DMAnSDSAH_DMA1
41E7H	-	41CH	-	41A7H	-	4187H	-	4167H	DMAnSPTRL_DMA6	4147H	DMAnDCNTH_DMA4	4127H	DMAnSSAH_DMA2	4107H	DMAnSDSAL_DMA1
41E6H	-	41CBH	-	41A6H	-	4186H	-	4166H	DMAnSCNTH_DMA6	4146H	DMAnDCNTL_DMA4	4126H	DMAnSSZH_DMA2	4106H	DMAnSSZH_DMA1
41E5H	-	41CBH	-	41A5H	-	4185H	-	4165H	DMAnSCNTL_DMA6	4145H	DMAnBUF_DMA4	4125H	DMAnSSZL_DMA2	4105H	DMAnSSZL_DMA1
41E4H	-	41CAH	-	41A4H	-	4184H	-	4164H	DMAnSDSAH_DMA6	4144H	DMAnSPTRU_DMA3	4124H	DMAnSPTRU_DMA2	4104H	DMAnDPTRH_DMA1
41E3H	IOCFE_M1	41C3H	-	41A3H	-	4183H	-	4163H	DMAnSDSAL_DMA6	4143H	DMAnAIRQ_DMA3	4123H	DMAnSPTRH_DMA2	4103H	DMAnDPNTH_DMA1
41E2H	IOCCF_M1	41C2H	-	41A2H	-	4182H	-	4162H	DMAnSDSZH_DMA6	4142H	DMAnCONC1_DMA3	4122H	DMAnSPTRL_DMA2	4102H	DMAnDCNTH_DMA1
41E1H	IOCBF_M1	41C1H	-	41A1H	-	4181H	-	4161H	DMAnSDSZL_DMA6	4141H	DMAnCONC0_DMA3	4121H	DMAnSCNTH_DMA2	4101H	DMAnDCNTL_DMA1
41E0H	IOCAF_M1	41C0H	-	41A0H	-	4180H	-	4160H	DMAnSPTRU_DMA6	4140H	DMAnDPTRL_DMA3	4120H	DMAnSCNTL_DMA2	4100H	DMAnBRF_DMA1

2. Setting the Destination

The DMA peripheral can store data into only one memory system in the microcontroller; SFR/GPR memory. As a result, there is not a corresponding set of destination memory select bits.

2.1 Configuring Destination Registers

To configure the DMA destination, the only step is to load the DMAnDSAL and DMAnDSAH registers. These registers specify the address of the data destination. Together, the two registers can hold up to a 16-bit address.

2.2 Loading Destination Registers

Loading the destination registers can be accomplished by using the set address routines supplied by MCC. They can be loaded individually by the system software, or both registers can be loaded together by equating the DMAnDSA register with a 16 constant or a variable containing the desired address.

```
DMAnSSA = &U4TXB; // destination USART 4 TX reg.
```

Note: The & prefix is used with the UxTXB label to specify the address of the SFR, rather than the SFR's contents.

3. Setting the Size of Transfer

A DMA transaction is the transfer of a single byte. A DMA message consists of one or more transactions. A complete DMA process consists of one or more messages. The source and destination size registers determine the size of the DMA message and the number of DMA messages in the DMA process. The smaller of the source/destination sizes determines the size of the DMA message and the larger value, divided by the smaller size, determines the number of messages in the DMA process.

The source size is loaded into the DMAnSSZ registers. The destination is loaded into the DMAnDSZ registers. Both registers are 16-bit and located such that a 16-bit assignment will load both registers correctly, allowing either individual loading or equating the variable to a 16-bit value of variable.

Note: The size of the source and destination are typically different. For examples, see [Table 3-1](#).

Once a transfer has been completed;

1. The counter registers are decremented
2. The address registers are updated (post increment, post decrement, fixed)
3. And the data transfers will continue until either or both of the DMA counters (DMAnSCNTL/H or DMAnDCNTL/H) roll over. When the counters roll over, they are reloaded with the value from the DMAnSSZL/H or DMAnDSZL/H registers and the event ends the current DMA message.

Note: If one of the size registers is programmed with 1, then only one transfer will occur for each trigger event. If the smallest size register is N, then N transactions will occur for each DMA trigger.

Table 3-1. Example Message Size

Operation	Example	SCNT	DCNT	Comments
Read from single SFR location to RAM	UART Receive Buffer	1	N	N equals the number of bytes desired in the destination buffer. $N \geq 1$.
Write to single SFR location from RAM	UART Transmit Buffer	N	1	N equals the number of bytes desired in the source buffer. $N \geq 1$.
Read from multiple SFR location	ADC Result registers	2	$2*N$	N equals the number of ADC results to be stored in memory. $N \geq 1$.
Write to Multiple SFR registers	PWM Duty Cycle registers	$2*N$	2	N equals the number of PWM duty cycle values to be loaded from a memory table. $N \geq 1$.

4. Selecting the Transfer Trigger

The next step in configuring the DMA peripheral is to select the transfer trigger event. The value loaded into the DMAnSIRQ register selects the hardware event that will trigger the DMA. Potential triggers can include CLCs, ADC conversions, communications peripherals, timers and even other DMA channels. [Table 4-1](#) lists an example of all the possible DMA triggers for the PIC18F-Q43.

Once the DMAnSIRQ register is configured, the SIRQEN bit in the DMAnCON0 register must be set to enable the selected hardware trigger.

If a 0x00 is loaded into the DMAnSIRQ register, or the SIRQEN bit is cleared, then the only method for triggering a DMA transfer is to manually trigger a transfer by setting the DGO bit in the DMAnCON0 register.

Table 4-1. DMAnSIRQ Interrupt Sources

DMAnSIRQ	DMA Start/Abort Trigger source
0x0	-
0x1	HLVD (High/Low-Voltage Detect)
0x2	OSF (Oscillator Fail)
0x3	CSW (Clock Switching)
0x4	-
0x5	CLC1 (Configurable Logic Cell)
0x6	-
0x7	IOC (Interrupt-on-Change)
0x8	INT0
0x9	ZCD (Zero-Cross Detection)
0xA	AD (ADC Conversion Complete)
0xB	ACT (ADC Auto-Conversion Trigger)
0xC	CM1 (Comparator)
0xD	SMT1 (Signal Measurement Timer)
0xE	SMT1PRA
0xF	SMT1PWA
0x10	ADT
0x11 - 0x13	-
0x14	DMA1SCNT (Direct Memory Access)
0x15	DMA1DCNT
0x16	DMA1OR
0x17	DMA1A
0x18	SPI1RX (Serial Peripheral Interface)
0x19	SPI1TX
0x1A	SPI1
0x1B	TMR2
0x1C	TMR1

TB3242

Selecting the Transfer Trigger

.....continued

DMA _n SIRQ	DMA Start/Abort Trigger source
0x1D	TMR1G
0x1E	CCP1 (Capture/Compare/PWM)
0x1F	TMR0
0x20	U1RX
0x21	U1TX
0x22	U1E
0x23	U1
0x24 - 0x25	-
0x26	PWM1RINT
0x27	PWM1GINT
0x28	SPI2RX
0x29	SPI2TX
0x2A	SPI2
0x2B	-
0x2C	TMR3
0x2D	TMR3G
0x2E	PWM2RINT
0x2F	PWM2GINT
0x30	INT1
0x31	CLC2
0x32	CWG1 (Complementary Waveform Generator)
0x33	NCO1 (Numerically Controlled Oscillator)
0x34	DMA2SCNT
0x35	DMA2DCNT
0x36	DMA2OR
0x37	DMA2A
0x38	I2C1RX
0x39	I2C1TX
0x3A	I2C1
0x3B	I2C1E
0x3C	-
0x3D	CLC3
0x3E	PWM3RINT
0x3F	PWM3GINT
0x40	U2RX

TB3242

Selecting the Transfer Trigger

.....continued

DMA _n SIRQ	DMA Start/Abort Trigger source
0x41	U2TX
0x42	U2E
0x43	U2
0x44	TMR5
0x45	TMR5G
0x46	CCP2
0x47	SCAN
0x48	U3RX
0x49	U3TX
0x4A	U3E
0x4B	U3
0x4C	-
0x4D	CLC4
0x4E - 0x4F	-
0x50	INT2
0x51	CLC5
0x52	CWG2
0x53	NCO2
0x54	DMA3SCNT
0x55	DMA3DCNT
0x56	DMA3OR
0x57	DMA3A
0x58	CCP3
0x59	CLC6
0x5A	CWG3
0x5B	TMR4
0x5C	DMA4SCNT
0x5D	DMA4DCNT
0x5E	DMA4OR
0x5F	DMA4A
0x60	U4RX
0x61	U4TX
0x62	U4E
0x63	U4
0x64	DMA5SCNT

TB3242

Selecting the Transfer Trigger

.....continued

DMA _n SIRQ	DMA Start/Abort Trigger source
0x65	DMA5DCNT
0x66	DMA5OR
0x67	DMA5A
0x68	U5RX
0x69	U5TX
0x6A	U5E
0x6B	U5
0x6C	DMA6SCNT
0x6D	DMA6DCNT
0x6E	DMA6OR
0x6F	DMA6A
0x70	-
0x71	CLC7
0x72	CM2
0x73	NCO3
0x74 - 0x77	-
0x78	NVM
0x79	CLC8
0x7A	CRC
0x7B	TMR6
0x7C - 0x8F	-
0x90	PWM1 S1P1 (PWM1 Parameter 1 of Slice 1)
0x91	PWM1 S1P2 (PWM1 Parameter 2 of Slice 1)
0x92	PWM2 S1P1 (PWM2 Parameter 1 of Slice 1)
0x93	PWM2 S1P2 (PWM2 Parameter 2 of Slice 1)
0x94	PWM3 S1P1 (PWM3 Parameter 1 of Slice 1)
0x95	PWM3 S1P2 (PWM3 Parameter 2 of Slice 1)

5. Selecting an Abort Trigger

In addition to the trigger select, there is an abort select that can immediately terminate a DMA in response to a hardware trigger. DMAAnAIRQ is configured with a selected hardware abort trigger and when the abort is detected, the DGO bit and the SIRQEN bits are both cleared. This happens immediately and any byte in transit is not stored to the designation. The options for an abort select signal is typically the same as the selections for a trigger signal. See [Table 4-1](#) for abort event options.



Important: In addition to selecting an abort event, the AIRQEN bit must also be set to enable the abort event. If cleared, no trigger will abort a DMA message.

6. Configuring DMA Automation

Now that the DMA is mostly configured, options for the automation of the DMA must be selected. These include Post Increment/Decrement/Fixed and the termination event for the DMA transfers.

The next step in the configuration process is to set the Automation mode for both the source and destination. Both can be individually configured for post increment, post decrement or fixed operation. The source is configured using the SMODE bits and the destination is configured using the DMODE bits. Both sets of bits are in the DMAnCON1 register. See [Tables 6-1](#) and [6-2](#) for selecting the mode.

Table 6-1. Source Operating Mode

SMODE1	SMODE0	Mode
1	1	Reserved
1	0	Post Decrement
0	1	Post Increment
0	0	Fixed (no Change)

Table 6-2. Destination Operating Mode

DMODE1	DMODE0	Mode
1	1	Reserved
1	0	Post Decrement
0	1	Post Increment
0	0	Fixed (no Change)

To select the source counter roll over to terminate the DMA process, the SSTP bit in the DMAnCON1 register is set. To select the destination counter roll over, the DSTP bit in the DMAnCON1 register must be set. If neither bit is set, then the DMA process can only be terminated by clearing the DGO bit in the DMAnCON0 register.

Note:

1. If a post decrement operating mode is chosen, then the associated Source/Destination Address register must be loaded with the last address of the variable space/peripheral registers, rather than the first.
2. If a fixed operating mode is chosen and the associated size register is set to 0x01, then a single transfer will terminate the DMA message. If a fixed operating mode is chosen and the associated size register is set to N (N > 0x01), then a N transfers will terminate the DMA message.

The second automation selection concerns which of the transaction counter roll over events will terminate the DMA operation. Both the source and destination have been configured for size. This selection determines which, if either, roll over will end the DMA process.

For example, if a USART is configured to receive and the DMA is configured to capture the received data and store it into a buffer, then the terminating roll over is typically the buffer's counter. When that happens the DGO bit, the SIRQEN bit and the AIRWEN bit are all cleared. The hardware trigger enable SIRQEN is also cleared, preventing additional triggers by a hardware source.

7. Enabling Interrupts

The DMA peripheral can generate four interrupts; Source Count, Destination Count, Abort and Overrun. The source counter interrupt generates a system interrupt when the source counter reloads. The destination counter interrupt does the same thing when the destination counter reloads. Together, these two interrupts convey the completion of a DMA message and the full DMA process. The determination of which interrupt signifies which event is dependent upon which counter is reloaded from the larger size value.

The abort interrupt is generated whenever a hardware abort signal is received by the DMA peripheral. The overrun interrupt is generated whenever the DMA peripheral receives a second trigger event while still processing the first DMA.

These interrupts not only provide feedback to the controlling software, they also provide CIP signals that can be routed to other peripherals. An example would be using the DMA to reconfigure the ADC and then using the destination counter reload interrupt to trigger an ADC conversion.

8. Setting Transfer Priority and Enabling Transfers

PIC18F microcontrollers, which contain the DMA peripheral, also contain a System Arbiter function. The System Arbiter controls the relative priority of the DMA peripherals, the interrupts and normal code execution. It determines which function can suspend the other operations to take control of the address and data buses.

For example, the interrupts typically have the highest priority, followed by main code operation and then the DMA peripherals. This means that main code has control of the buses until an interrupt occurs. Then the interrupt has control, until the interrupt completes. Because the DMA has such a low priority, it can only take control of the buses when the main code is executing a branch or jump and the buses are idle. However, using the arbiter, it is possible to increase the priority of the DMA, allowing it to interrupt both the main code and the interrupt functions and take over control of the buses, until it completes its message.

In fact, using the arbiter, it is even possible to put the interrupt at a lower priority than the main code. However, as this would effectively disable the interrupt system, there are provisions within the arbiter that prevent this specific scenario.

Note: Because each device has a different number of DMA peripherals and different modes of interrupt operation, it is impractical to specify all the possible priority combinations using the System Arbiter in this document. Therefore, the reader is referred to the **System Arbiter** chapter in the desired device data sheet for the recommended configuration and operation of the System Arbiter.

To begin operation for a given DMA peripheral, the programmer will need to lock the peripheral using the PRLOCK sequence and set the EN bit in the appropriate DMA_nCON0 register to enable DMA operation. If the transfer is to be initiated by hardware, the DMA peripheral will sit dormant until the hardware trigger is detected. If the DMA peripheral is configured for a software trigger, then set the DGO bit in the DMA_nCON0 register to initiate the first DMA transfer. See [Examples 8-1](#) and [8-2](#) for locking and unlocking sequences.

Example 8-1. Priority Lock Sequence

```
; Disable interrupts
BCF    INTCON0,GIE

; Bank to PRLOCK register
BANKSEL    PRLOCK
MOVLW      55h

; Required sequence, next 4 instructions
MOVWF      PRLOCK
MOVLW      AAh
MOVWF      PRLOCK
; Set PRLOCKED bit to grant memory access to peripherals
BSF        PRLOCK,0

; Enable Interrupts
BSF        INTCON0,GIE
```

Example 8-2. Priority Unlock Sequence

```
; Disable interrupts
BCF    INTCON0,GIE

; Bank to PRLOCK register
BANKSEL    PRLOCK
MOVLW      55h

; Required sequence, next 4 instructions
MOVWF      PRLOCK
MOVLW      AAh
MOVWF      PRLOCK
; Clear PRLOCKED bit to allow changing priority settings
BCF        PRLOCK,0
```



```
; Enable Interrupts  
BSF    INTCON0,GIE
```

Note:

1. The PRLOCK sequence is a requirement to start the DMA peripheral. This is an added layer of security to avoid priority mismatch errors.
2. Both hardware and software triggers can be used in the same DMA operation. This allows the trigger of DMA from hardware, while also initiating the first DMA message from software.

9. Monitor Transfer Status

The DMA peripheral has two Status bits, the DGO and XIP bits in the DMA_nCON0 register. The DGO bit indicates that the DMA peripheral has been triggered and is currently in the process of transferring data. The XIP bit indicates that a transfer is occurring and the data being transferred is currently stored in the DMA_xBUF register. This indicates that the memory read has occurred, but the memory write is pending.

In addition, the counter registers, DMA_nSCNT and DMA_nDCNT can be monitored to gauge the progress of the DMA operation. Each time the smaller counter register is reloaded, it will indicate the completion of a DMA message, and the reload the larger counter will indicate the completion of the DMA process. To gauge the overall progress of the DMA, the DMA address registers (DMA_nSPTR and DMA_nDPTR) can also be read to determine the last address read from and written to.

The Microchip Website

Microchip provides online support via our website at <http://www.microchip.com/>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to <http://www.microchip.com/pcn> and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5602-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit <http://www.microchip.com/quality>.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: http://www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820