IITB CPU

November 30, 2022

Abhishek Savaliya 21D070065 Simran Singh 21D070073 Jangid Nikita 21D070032 Lohitaksh Mahajan 21D070042

Contents

1	Overview of the Design	2
2	Working of Design	2
3	Component Memory	3
4	Component Register	3
5	Final Design	5
6	Running Instructions	6
7	Generating Fibonacci Sequence	7

1 Overview of the Design

We started our design by first writing the states for every instruction without considering state minimization. After then we started to minimize the states. After effective minimization we had a total of 33 states with state 1 and 2 common to all. To minimize states we used different muxes (if else conditions). After state minimization we constructed individual components and then made pen paper design of our data path. Below is the diagram of our data path:




Figure 1: Pen Paper Design of Data Path

2 Working of Design

Our CPU works by moving the program counter 1 step ahead after every instruction. To stop the instructions we added an extra state 111111 which is an infinite state i.e. if it comes, it remains forever. Memory contains all the instructions and all the data to be fed into registers. Registers are

16 bit storage devices. We constructed 8 registers from R0 to R7. A FSM was made to guide the CPU through particular states. In each particular state; our ALU, PC, Memory and Temporary Registers had particular tasks to perform.

3 Component Memory

IITB-CPU is a 16-bit microprocessor having 64 bytes of data memory and 64 bytes of instruction memory. Instructions can be given to the processor using the memory.vhdl file in which the instructions can be directly fed into the instruction memory array.

```
112222345678901233456789014444444455555
          ⊟architecture working of mem is
| type mem_array is array (0 to 31 ) of std_logic_vector (15 downto 0);
□ signal mem_data: mem_array :=(
| x"0000", x"0000", x"0000", x"0000",
| x"0000", x"0000", x"0000", x"0000",
                        "0000",
"0000",
                                                                                      "0000
                         x"0000",x"0000"
x"0000",x"0000"
x"0000",x"0000"
x"0000"
                                                                                      ''00000'
                                                                                                                    '0000'
                                                                                x"0000
                                                                                                             x"0000'
                         x 0000",x"0000",
x"0000",x"0000",
                                                                                      "0000"
                        signal mem_ins: mem_array := (
b'0000000001010000",x"FFFF", x"FFFF", x"FFFF", x"FFFF", x"FFFF", x"0000",
x"0000",x"0000", x"0000", x"0000"
                          x"0000",x"0000",
x"0000",x"0000",
                                                                                      "೧೧೧೧"
           00-00-0
                          mem_action: process(clk)
                         hem_action.begin
if (rising_edge(clk)) then
if (state="001011" and op_code= "0101") then ---s11 for sw
mem_data(to_integer(unsigned(t3_addr))) <= data_t2;
elsif(state="001011" and op_code= "0111") then ---s11 for sm
mem_data(to_integer(unsigned(t2_addr))) <= data_t3;</pre>
                         end if;
end if;
end process;
```

Figure 2: Component Memory

4 Component Register

We constructed 8 registers R0 to R7 each being 16 bit storage device. Registers can be accessed through register.vhdl file. Below image shows value 1

stored in register 0 and 1. R7 contains our PC.

Figure 3: Component Register

5 Final Design




Figure 4: Netlist View

6 Running Instructions

Below images shows the add instruction in our CPU. State transition flows from S1 to S4 and the input of Register 0 and Register 1 being stored in Register 2. PC updates by 1 step.




Figure 5: RTL Wave




Figure 6: Register Data

7 Generating Fibonacci Sequence

Below is just a fun demo code run by our CPU. We generated a fibonacci sequence in our registers by giving following instructions as input.

```
signal mem_ins: mem_array := (
b"0000000001010000",b"0000001010000", b"0000010011100000", b"0000011100101000",
b"000010011110000",b"0000101110111000", x"FFFF", x"0000",
x"0000",x"0000", x"0000", x"0000",
y"0000",x"0000", x"0000", x"0000", x"0000",
y"0000",x"0000", x"0000", x
```

Figure 7: Fibonacci Input

Figure 8: Fibonacci Sequence