

ISA (Instruction Set Architecture) Part III

Ergun Simsek

CMSC 411 | Lecture 7 | Fall 2022

1

Last class

- MIPS Instructions
- How to use the MIPS Reference Card (Green Card)

Today

- MIPS Instructions: Branching, Multiplication, Division, Logical
- Accessing Memory
- Addressing Modes

CMSC 411 - Lecture 7

MIPS Branch Instructions

I-type: OPCODE

PC = PC + 4 + 4*offset;

MIPS *branch instructions* provide a way of conditionally changing the PC to some nearby location...

```
beq rs, rt, label # Branch if equal

if (REG[RS] == REG[RT])

if (REG[RS] != REG[RT])
if (REG[RS] != REG[RT])
```

16-bit signed constant

PC = PC + 4 + 4*offset;

Notice on memory references offsets are multiplied by 4, so that branch targets are restricted to word boundaries.

NB: Branch targets are specified relative to the <u>next instruction</u> (which would be fetched by default). The assembler hides the calculation of these offset values from the user, by allowing them to specify a target address (usually a label) and it does the job of computing the offset's value. The size of the constant field (16-bits) limits the range of branches.

3

MIPS Jumps

The range of MIPS branch instructions is limited to approximately \pm 32K instructions (\pm 128K bytes) from the branch instruction. To branch farther: an unconditional jump instruction is used.

Instructions:

```
# jump to label (PC = { PC[31-28], CONST[25:0]*4) }
      j label
                                              lower 28 bits are the const * 4
                                              upper 4 bits are from the current PC value " \{\ \} " here means concatenate them together
                                  # jump to label and store PC+4 in $31
       jal label
      jr $t0
                                     jump to address specified by register's contents
                                  # jump to address specified by first register's contents
      jalr $t0, $ra
                                      and store PC+4 in second register
Formats:
• J-type: used for j
                                        OP = 2
                                                                 26-bit constant
           · J-type: used for jal
                                        OP = 3
                                                                 26-bit constant
          • R-type, used for jr
                                        OP = 0
                                                   r_s
                                                                        0
                                                                                         func = 8
                                        OP = 0
                                                   r_{s}
                                                                        r_{\text{d}}
           · R-type, used for jalr
                                                              0
                                                                                         func = 9
```

Multiply and Divide

Slightly more complicated than add/subtract

- multiply: product is twice as long!
 - > if A, B are 32-bit long, A * B is how many bits?
- divide: dividing integer A by B gives two results!
 p quotient and remainder

Solution: two new special-purpose registers

"Hi" and "Lo"

CMSC 411 - Lecture 7

_

5

Multiply: MULT instruction

mult rs, rt

- Meaning: multiply contents of registers \$rs and \$rt, and store the (64-bit result) in the pair of special registers {hi, 1o}
 - hi:lo = \$rs * \$rt
- upper 32 bits go into hi, lower 32 bits go into lo

To access result, use two new instructions

- mfhi: move from hi, i.e., move the 32-bit half result from hi to \$rd
 mfhi rd
- mflo: move from lo, i.e., move the 32-bit half result from 10 to \$rd

CMSC 411 - Lecture 7

6

Divide: DIV instruction

div rs, rt

 Meaning: divide contents of register \$rs by \$rt, and store the quotient in 10, and remainder in hi

```
lo = $rs / $rt
hi = $rs % $rt
```

To access result, use mfhi and mflo

NOTE: There are also unsigned versions

- multu
- divu

CMSC 411 - Lecture 7

7

7

Comparison: slt, slti

```
slt = set-if-less-than
```

• slt rd, rs, rt

rd = (rs < rt) // "1" if true and "0" if false

slti = set-if-less-than-immediate

• slti rt, rs, imm

```
$rt = ($rs < sign-ext(imm))</pre>
```

also other flavors

- sltu
- sltiu

CMSC 411 - Lecture 7

ρ

Logical InstructionsBoolean operations: bitwise on all 32 bits

- operations: AND, OR, NOR, XOR
- instructions:
 - > and, andi
 - ➢ or, ori
 - ➤ nor // Note: There is no nori
 - > xor, xori

Х	Υ	AND(X,Y)	OR(X,Y)	NAND(X,Y)	NOR(X,Y)	XOR(X,Y)
0	0	0	0	1	1	0
0	1	0	1	1	0	1
1	0	0	1	1	0	1
1	1	1	1	۱ ،	n	0

Examples:

- and \$1, \$2, \$3
 - \$1 = \$2 & \$3
- NAND NOR XOR
- xori \$1, \$2, 0xFF12
 - $$1 = $2 ^ 0x0000FF12$
- See all in textbook!


CMSC 411 – Lecture 7

9

Accessing Memory

MIPS is a "load-store" architecture

- all operands for ALU instructions are in registers or immediate
- cannot directly add values residing in memory
 - > must first bring values into registers from memory (called LOAD)
 - > must store result of computation back into memory (called STORE)



CMSC 411 - Lecture 7

10

MIPS Load Instruction

Load instruction is I-type

I-type: OP rs rt 16-bit signed constant

lw rt, imm(rs)

Meaning: Reg[rt] = Mem[Reg[rs] + sign-ext(imm)]

Abbreviation: lw rt, imm for lw rt, imm (\$0)

- Does the following:
 - > takes the value stored in register \$rs
 - > adds to it the immediate value (signed)
 - > this is the address where memory is looked up
 - value found at this address in memory is brought in and stored in register \$rt

CMSC 411 - Lecture 7

11

11

MIPS Store Instruction

Store instruction is also I-type

I-type: OP rs rt 16-bit signed constant

sw rt, imm(rs)

Meaning: Mem[Reg[rs] + sign-ext(imm)] = Reg[rt]

Abbreviation: sw rt, imm for sw rt, imm (\$0)

- Does the following:
 - > takes the value stored in register \$rs
 - > adds to it the immediate value (signed)
 - > this is the address where memory is accessed
 - > reads the value from register \$rt and writes it into the memory at the address computed

CMSC 411 - Lecture 7

12

MIPS Memory Addresses

1w and sw read whole 32-bit words

- so, addresses computed must be multiples of 4
 - > Reg[rs] + sign-ext(imm) must end in "00" in binary
- otherwise: runtime exception

There are also byte-sized flavors of these instructions

- 1ь (load byte)
 - ➤ Loads the byte from memory into the low order eight bits of the register. These are bits 0-7 of the register.
 - ➤ Then it copies bit 7 to bits 8-31 of the register (all bits to the left of bit 7).
- sb (store byte)
- lb/sb addresses do not have to be multiples of 4

CMSC 411 - Lecture 7

13

13

Example

- Memory at 0x10000007 contains the byte 0xA4
- Register \$8 contains 0x10000000
- What is put in register \$10 when the following instruction is executed:

lb \$10,7(\$8)

\$10 = 0xFFFFFFA4

Bit 7 of 0xA4 is 1, so lb extends that bit to all high order three bytes of \$10.

 What is put in register \$12 when the following instruction is executed:


lbu \$12,7(\$8)

\$12 = 0x0000000A4


Ibu zero-extends the byte from memory.

CMSC 411 - Lecture 7

1/



15



Addressing Modes

Today's modern CPUs can have very complex addressing modes, but MIPS is not one of them.

In MIPS, there are three modes

```
Absolute (Direct): lw $8, 0x1000 ($0)

- Value = Mem[constant]

- Use: accessing static data

Register-Indirect: lw $8, 0 ($9)

- Value = Mem[Reg[x]]

- Use: pointer accesses

Displacement: lw $8, 16 ($9)

- Value = Mem[Reg[x] + constant]

- Use: access to local variables

Do you want to see a complex one? Scaled:

- Value = Mem[Reg[x] + c + d*Reg[y]]

- Use: array accesses (base+index)

CMSC 411 - Lecture 7
```

17

Absolute (Direct) Addressing

What we want:

Contents of a specific memory location, i.e. at a given address

Example:

```
"MIPS Assembly"
"C"
                                                            Allocates space
                                                            for a single
                                .data
int x = 10;
                                                           integer (4-
                                x: .word 10
main() {
                                                           initializes its
                                .text
                                                           value to 10
    x = x + 1;
                                main:
                                         lw $2,x($0)
                                                               'x' here means
                                         addi $2,$2,1
                                                             address of x
                                               $2,x<del>($0)</del>
```

Warning

CMSC 411 - Lecture 7

- Sometimes generates a two-instruction sequence
 - \succ If the address for ${\bf x}$ chosen by the programmer/compiler/assembler is too large to fit within the 16-bit immediate field

18

```
      lui
      $1,xhighbits
      e.g., if x is at address
      lui
      $1,0x1234

      lw
      $2,xlowbits($1)
      0x12345678
      lw
      $2,0x5678($1)
```

Absolute (Direct) Addressing: More detail

int x = 10; main() { x = x + 1; }

"C"

```
"MIPS Assembly"
```

```
.data
x: .word 10

.text
main:
    lw $2,x($0)
    addi $2,$2,1
    sw $2,x($0)
```

"After Compilation"

* Assembler replaces "x" by its address

- e.g., here the data part of the code (.data) starts at 0x100
- x is the first variable, so starts at 0x100

> this mode works in MIPS only if the address fits in 16 bits

CMSC 411 - Lecture 7

19

19

What does this code do?


```
int x = 10;
main() {
    int *y = &x;
    *y = 2;
}
```

"C"

- x is the address of the value, which is 10
- &x is the address of the pointer that contains the address of the value
- *y is the value

CMSC 411 - Lecture 7


20




Note on la pseudoinstruction

la is a pseudoinstruction: la \$r, x

- stands for "load the address of" variable x into register r
- not an actual MIPS instruction
- but broken down by the assembler into actual instructions
 - ➤ if address of x is small (fits within 16 bits), then a single ori
 - one could also use a single addiu
 - ➤ if address of x is larger, use the lui + ori combo





23

Displacement Addressing: 2nd example

What we want:

• The contents of a memory location at an offset relative to a register

Example:

```
"MIPS Assembly"
                                                Allocates space
                       .data
"C"
                                                 for 2 uninitialized
                       p: .space 8
                                                 integers (8-bytes)
struct p {
  int x, y; }
                       .text
                       main:
main() {
                         la $1,p
   p.x = 13;
                          addi $2,$0,13
    p.y = 12;
                          sw $2,0($1)
                          addi $2,$0,12
                           sw $2,4($1)
```

Note:

 offsets to the various fields within a structure are constants known to the assembler/compiler

CMSC 411 - Lecture 7

Practice Problem: Store offsets

The variable A is stored at **memory address 24**. We want to change its value to 512. Which of the following combinations of **R5**, **R6**, and the constant **X** will accomplish this with the instruction **sw R6**, **X(R5)**?

```
1. R6=512, X=0, R5=24
```

- 2. R6=512, X=24, R5=0
- 3. R6=24, X=512, R5=0
- 4. R6=24, X=0, R5=512

CMSC 411 - Lecture 7