

# ISA (Instruction Set Architecture) Part II

Ergun Simsek

CMSC 411 | Lecture 6 | Fall 2022

1


### Brief of last class

- von Neumann model of a computer
- Introduction to ISA (Instruction Set Architecture)

## Today

- MIPS Instructions
- How to use the MIPS Reference Card (Green Card)

CMSC 411 – Lecture 6



	Register name	Number	Usage	
00000	> \$zero	0	constant 0	
00000	\$at	1	reserved for assembler	
	\$ v O	2	expression evaluation and results of a function	
	\$v1	3	expression evaluation and results of a function	
	\$a0	4	argument 1	
	\$a1	5	argument 2	
	\$a2	6	argument 3	
	\$a3	7	argument 4	
	\$t0	8	temporary (not preserved across call)	
	\$t1	9	temporary (not preserved across call)	
	\$t2	10	temporary (not preserved across call)	
	\$t3	11	temporary (not preserved across call)	
	\$t4	12	temporary (not preserved across call)	
	\$t5	13	temporary (not preserved across call)	
	\$t6	14	temporary (not preserved across call)	
	\$t7	15	temporary (not preserved across call)	
	\$50	16	saved temporary (preserved across call)	
	\$51	17	saved temporary (preserved across call)	
	\$52	18	saved temporary (preserved across call)	
	\$53	19	saved temporary (preserved across call)	
	\$54	20	saved temporary (preserved across call)	
	\$55	21	saved temporary (preserved across call)	
10110	<b>▶</b> \$s6	22	saved temporary (preserved across call)	
10110	\$s7	23	saved temporary (preserved across call)	
	\$t8	24	temporary (not preserved across call)	
	\$t9	25	temporary (not preserved across call)	
	\$k0	26	reserved for OS kernel	
	\$k1	27	reserved for OS kernel	
	\$gp	28	pointer to global area	
	\$sp	29	stack pointer	
	\$fp	30	frame pointer	
11111	⇒ \$ra	31	return address (used by function call)	

# Recap: MIPS Instruction Formats

All MIPS instructions fit into a single 32-bit word


Every instruction includes various "fields":


- a 6-bit operation or "OPCODE"
  - > specifies which operation to execute (fewer than 64)
- We either have 3 or 2 5-bit OPERAND fields which specify a register (one of 32) as source/destination
- If we don't have three operand fields, then it means we have an "immediate"
  - > sometimes treated as signed values, sometimes unsigned


Name	Bit Field:	lds				
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
R-Format	ор	rs	rt	rd	shmt	funct
I-format	ор	rs	rt	address	/immedi	ate (16)
J-format	ор		targe	t address	s (26)	

NO FUNCT CODE FOR I- and J- insts.

CMSC 411 – Lecture 6







Funct	tion Co	de Ex	kample	es		
Ins	struction	Function	Instructio	n	Function	
ad	d rd, rs, rt	100000	srlv	rd, rt, rs	000110	
ad	du rd, rs, rt	100001	sub	rd, rs, rt	100010	
an	d rd, rs, rt	100100	subu	rd, rs, rt	100011	
bre	eak	001101	syscall		001100	
div	rs, rt	011010	xor	rd, rs, rt	100110	
div	vu rs, rt	011011				
jal	r rd, rs	001001				
jr	rs	001000				
mf	fhi rd	010000				
mf	flo rd	010010				
mt	thi rs	010001				
mt	tlo rs	010011				
mı	ult rs, rt	011000				
mı	ultu rs, rt	011001				
no	-, -,					
or	rd, rs, rt					
sll	-, -,					
sllv						
slt	-, -,					
slt						
sra						
sra	-, -, -					
srl	rd, rt, sa	000010				9

# Shift operations

Shifting is a common operation

- applied to groups of bits
- used for alignment
- used for "short cut" arithmetic operations
  - $\rightarrow$  X << 1 is often the same as 2\*X
  - ightharpoonup X >> 1 can be the same as X/2

### For example:

- $X = 20_{10} = 00010100_2$
- Left Shift:

$$\rightarrow$$
 (X << 1) = 00101000<sub>2</sub> = 40<sub>10</sub>


• Right Shift:


$$> (X >> 1) = 00001010_2 = 10_{10}$$


Signed Right Shift requires inserting MSB, which is not always 0

$$(-X >>> 1) = (11101100_2 >>> 1) = 11110110_2 = -10_{10}$$

CMSC 411 - Lecture 6







# Examples add 2000 to register \$5 addi \$5, \$5, 2000 subtract 60 from register \$5 addi \$5, \$5, -60 ... no subi instruction! put the number 1234 in \$10 addi \$10, \$0, 1234 logically AND \$5 with 0x8723 and put the result in \$7 andi \$7, \$5, 0x8723 But... these constants are limited to 16 bits only! Range is [-32768...32767] if signed, or [0...65535] if unsigned

 $2^{15} = 32768$ 

14

Working with Constants

14

CMSC 411 - Lecture 6

```
Beware ADDIU: "add immediate unsigned"
 addiu: supposedly "add immediate unsigned"
        BUT IS A MISNOMER! Actually sign-extends the immediate.
 The difference between addi & addiu is that addiu doesn't check for
 overflows
       OP = 0x09
  dictating addiu
                                 rt = 9, Reg[9]
                 rs = 11, Reg[11]
                                                   constant field,
                                 destination
                                                indicating -3 as second
                    source
                                                     operand
                                                  (sign-extended!)
   Symbolic version: addiu $9, $11, -3
    addiu rt, rs, imm:
      Reg[rt] = Reg[rs] + sign-ext(imm)
       "Add the contents of rs to const; store result in rt"
                                                                  15
```

```
ORI: Unsigned Constants
 ori instruction: bitwise OR's register to unsigned-constant:
        OP = 0x0d
    dictating ori
                                    rt = 9, Reg[9]
                   rs = 11, Reg[11]
                                                       constant field.
                                     destination
                                                      indicating 65533 as
                      source
                                                       second operand
                                                       (zero-extended!)
    Symbolic version: ori $9, $11, 65533
                                         The imm is 0-padded into a 32-bit unsigned
                                            (+ve) number:
    ori rt, rs, imm:
       Reg[rt] = Reg[rs] | zero-ext(imm)
                                         Also: All logical operations are
         "OR the contents of rs to const;
          store result in rt'
                                                 always "unsigned", so always
                                                 zero-extended:
                                                      ori, andi, xori
```

# **How About Larger Constants?**

Problem: How do we work with bigger constants?

- Example: Put the 32-bit value 0x5678ABCD in \$5
- CLASS: How will you do it?

### One Solution:

- put the upper half (0x5678) into \$5
- then shift it left by 16 positions (0x5678 0000)
- now "add" the lower half to it (0x5678 0000 + 0xABCD)

```
addi $5, $0, 0x5678
sll $5, $5, 16
addi $5, $5, 0xABCD
```

### One minor problem with this:

- 2<sup>nd</sup> addi can mess up by treating the constants are signed
- use ori instead

CMSC 411 – Lecture 6

17

**17** 

# **How About Larger Constants?**

Observation: This sequence is very common!

- so, a special instruction was introduced to make it shorter
- the first two (addi + sll) combo is performed by

### lui

"load upper immediate"

- ightharpoonup puts the  $\underline{\textit{16-bit}}$  immediate into the  $\underline{\textit{upper}}$  half of a register
- Example: Put the 32-bit value 0x5678ABCD in \$5

```
lui $5, 0x5678
ori $5, $5, 0xABCD
```

 0101011001111000
 000000000000000

 00000000000000000
 1010101111001101

0101011001111000 1010101111001101

Reminder: In MIPS, Logical Immediate instructions (ANDI, ORI, XORI) do not sign-extend their constant operand

CMSC 411 - Lecture 6

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + 20	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
ata ansfer	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
ilisiei	load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 16	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
cal	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   20	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional branch	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
nconditional	jump	j 2500	go to 10000	Jump to target address
np	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

