# Synchronous Sequential Circuit Design

Digital Computer Design

## Races and Instability

## Combinational logic


- —has no cyclic paths and no races
- —If inputs are applied to combinational logic, the outputs will always settle to the correct value within a propagation delay.


## Sequential circuits with cyclic paths

 If there is a cyclic path, undesirable races or unstable behavior might occur.

## Example-1: Asynchronous Sequential Circuit

A problematic circuit: (no clock)






- No inputs and 1-3 outputs
- Astable circuit, oscillates
- Period depends on inverter delay
- It has a cyclic path: output fed back to input

The behavior of the asynchronous circuit depends on the gate delays.

## **Example-2: Asynchronous Sequential Circuit**

A problematic circuit (with clock):


$$Q = CLK \cdot D + \overline{CLK} \cdot Q_{prev}$$



- Suppose CLK=D= 1.
  - Keeps Q=1.
- Bur if the *inverter delay* is **longer than** that of the AND and OR gates:
  - When CLK becomes 0, Q becomes stuck at 0.


## **Synchronous Sequential Circuits**

- Breaks cyclic paths by inserting registers
  - Registers contain state of the system
  - -All registers receive the same clock signal
  - Every cyclic path contains at least one register
- State changes at clock edge: system synchronized to the clock



A flip-flop is the simplest synchronous sequential circuit.

## **Circuit Examples**




Which of the circuits are synchronous sequential circuits?

Sequential circuits that are not synchronous are asynchronous.

# Synchronous Sequential Circuit Design


- Synchronous sequential circuits can be drawn in FSM form.
- A FSM consists of two blocks of combinational logic:
  - next state logic
  - output logic

#### Moore FSM



Moore FSM: outputs depend only on current state


#### Mealy FSM



Mealy FSM: outputs depend on current state and inputs


## **Traffic Light Controller Design**

- Traffic sensors:  $T_A$ ,  $T_B$  (TRUE when there's traffic)
- Lights:  $L_A$ ,  $L_B$



## 1- Determine Input and Output Signals

- Traffic sensors:  $T_A$ ,  $T_B$  (TRUE when there's traffic)
- Lights:  $L_A$ ,  $L_B$





## 2- Obtain State Transition Diagram

Moore FSM: outputs labeled in each state

States: Circles


• Transitions: Arcs





## 2- Obtain State Transition Diagram


• Moore FSM: outputs labeled in each state



# 3- From State Transition Diagram to State Transition Table

#### **State Transition Table**

<b>Current State</b>	Inputs		Next State
S	$T_A$	$T_B$	S'
S0	0	Χ	S1
S0	1	Χ	S0
S1	X	Χ	S2
S2	X	0	S3
S2	Х	1	S2
S3	X	X	S0



# 4- State Encoding

- The state transition diagram is abstract in that it uses states labeled S0, S1, S2, S3.
  - To build a real circuit, the states and outputs must be assigned binary encodings.
- Each state is encoded with two bits: S<sub>1:0</sub>

State	Encoding
S0	00
<b>S1</b>	01
S2	10
<b>S3</b>	11

## 5- Encoded State Transition Table

### **State Transition Table**

<b>Current State</b>	Inputs		Next State
S	$T_A$	$T_B$	S'
S0	0	Χ	S1
S0	1	Χ	S0
S1	Χ	Χ	S2
S2	Χ	0	<b>S</b> 3
S2	Χ	1	S2
S3	Χ	Χ	S0



State	Encoding
S0	00
<b>S1</b>	01
S2	10
<b>S</b> 3	11

### **Encoded State Transition Table**

Curren	t State	Inp	uts	Next	State
S <sub>1</sub>	$S_0$	$T_A$	$T_B$	S' <sub>1</sub>	S' <sub>0</sub>
0	0	0	Χ	0	1
0	0	1	Χ	0	0
0	1	Χ	Χ	1	0
1	0	Χ	0	1	1
1	0	Χ	1	1	0
1	1	Χ	Χ	0	0


# 6- Register (Flip-Flop) Input Equations (Next State Logic)

Curren	t State	Inp	uts	Next	State
$S_1$	$S_0$	$T_A$	$T_B$	S' <sub>1</sub>	S' <sub>0</sub>
0	0	0	Χ	0	1
0	0	1	Χ	0	0
0	1	Χ	Χ	1	0
1	0	Χ	0	1	1
1	0	Χ	1	1	0
1	1	Χ	Χ	0	0

Flip-Flop (register) 
$$S'_1 = (\overline{S}_1 \cdot S_0) + (S_1 \cdot \overline{S}_0 \cdot \overline{T}_B) + (S_1 \cdot \overline{S}_0 \cdot T_B)$$
  
Input Equations:  $S'_0 = (\overline{S}_1 \cdot \overline{S}_0 \cdot \overline{T}_A) + (S_1 \cdot \overline{S}_0 \cdot \overline{T}_B)$ 


The equations can also be simplified using Karnaugh maps:  $S'_1 = S_1 \times S_0$ 

# Circuit Schematic: Next State Logic




state register

# Circuit Schematic: Next State Logic



# 7- Output Table and Output Equations (Output Logic)



Output	Encoding
green	00
yellow	01
red	10

### **Output Table**

Curren	t State		Outp	outs	
S <sub>1</sub>	$S_0$	L <sub>A1</sub>	L <sub>A0</sub>	$L_{B1}$	$L_{B0}$
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1

Output Equations:  $L_{A1} = S_1$ 


$$L_{A1} = S_{1}$$

$$L_{A0} = \overline{S}_{1} \cdot S_{0}$$

$$L_{B1} = \overline{S}_{1}$$

$$L_{B0} = S_{1} \cdot S_{0}$$

# Circuit Schematic: Output Logic



## **One-Hot State Encoding**

## Binary encoding:

- -i.e., for four states, 00, 01, 10, 11
- K states only needs log<sub>2</sub>K bits of state

## One-hot encoding


- One state bit per state
- K states only needs K bits of state
- Only one state bit HIGH at once
- -i.e., for 4 states, 0001, 0010, 0100, 1000
- Requires more flip-flops
- Often next state and output logic is simpler

State	Binary Encoding
S0	00
<b>S1</b>	01
S2	10

State	One Hot Encoding		
	$S_2$	$S_1$	$S_0$
SO	0	0	1
<b>S1</b>	0	1	0
S2	1	0	0

# A divide-by-N Counter Design With One Hot State Encoding

The output Y is HIGH for one clock cycle out of every N.



**Divide-by-3 counter** 

### **State Transition Table**

Current State	Next State
S0	S1
<b>S1</b>	S2
<b>S2</b>	S0


## **Output Table**

Current State	Output
S0	1
<b>S1</b>	0
<b>S2</b>	0

## State Table, Output Table, State Encoding

State	One Hot Encoding			
	S <sub>2</sub>	$S_1$	$S_0$	
SO	0	0	1	
S1	0	1	0	
S2	1	0	0	





<b>Current State</b>			Ne	xt St	ate
S <sub>2</sub>	$S_1$	$S_0$	S' <sub>2</sub>	S' <sub>1</sub>	S' <sub>0</sub>
0	0	1	0	1	0
0	1	0	1	0	0
1	0	0	0	0	1

**Encoded State Table** 

<b>Current State</b>			Output
S <sub>2</sub>	$S_1$	$S_0$	Υ
0	0	1	1
0	1	0	0
1	0	0	0

Encoded Output Table

# Register Input Equations and Output Equations

<b>Current State</b>		Ne	xt St	ate	
S <sub>2</sub>	$S_1$	$S_0$	S' <sub>2</sub>	S' <sub>1</sub>	S' <sub>0</sub>
0	0	1	0	1	0
0	1	0	1	0	0
1	0	0	0	0	1

**Encoded State Table** 


Flip-Flop (register) Input

**Equations:** 
$$S'_2 = S_1$$

<b>Current State</b>			Output
S <sub>2</sub>	$S_1$	$S_0$	Υ
0	0	1	1
0	1	0	0
1	0	0	0

**Output Table** 

Output Equations:  $Y=S_0$ 



It is easy to derive boolean equations with One-Hot encoding.23

## Pattern Recognizer Design


- A synchronous sequential circuit that recognizes the occurrence of 01 by observing a given sequence.
  - -0010101000101010001010010001
  - Outputs 1 when the patter is found.


### Design Steps:

- 1. Determine Input and Output Signals
- 2. Draw State Transition Diagram
- 3. State Transition Table
- 4. Encoded State Transition Table
- 5. Register Input Equations
- 6. Encoded Outputs
- 7. Output Equations
- 8. Draw Schematic

# **State Transition Diagrams**


### **Moore FSM**





## **Moore State Transition and Output Tables**

### **Moore FSM**




<b>Current State</b>	Input	Next State
S	А	S'
S0	0	S1
S0	1	S0
S1	0	<b>S1</b>
S1	1	S2
S2	0	S1
S2	1	S0

<b>Current State</b>	Output
S	Υ
S0	0
S1	0
S2	1

# State Transition and Output Tables with State Encoding

### **Moore FSM**




Curren	Output	
$S_1$	$S_0$	Υ
0	0	0
0	1	0
1	0	1

<b>Current State</b>		Input	Next State	
S <sub>1</sub>	$S_0$	Α	S' <sub>1</sub>	S' <sub>0</sub>
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
1	0	1	1	0
1	0	0	0	1
1	1	1	0	0

# Register Input Equations and Output Equations

### **Moore FSM**




Curren	Output	
$S_1$	$S_0$	Υ
0	0	0
0	1	0
1	0	1

$$Y = S_1$$

<b>Current State</b>		Input	Next	State
S <sub>1</sub>	$S_0$	Α	S' <sub>1</sub>	S' <sub>0</sub>
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
1	0	1	1	0
1	0	0	0	1
1	1	1	0	0


$$S'_1 = S_0 A$$
$$S'_0 = \overline{A}$$

## **Mealy State Transition and Output Tables**




Current State	Input	Next State	Output
S	А	S'	Υ
S0	0	S1	0
S0	1	S0	0
S1	0	S1	0
S1	1	S2	1

# State Transition and Output Tables with State Encodings



Current State	Input	Next State	Output
S	А	S'	Υ
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1

# Register Input Equations and Output **Equations**




<b>Current State</b>	Input	Next State	Output
S	А	S'	Υ
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1

$$S'_0 = \overline{A}$$
  
 $Y = S_0 A$ 

$$Y = S_0 A$$

## **Circuit Schematic**



**Moore Machine** 

**Mealy Machine** 

## **Further Reading**

- These slides are sufficient to understand the design of the synchronous sequential circuits.
- You can read Chapter 3 of your book
  - Sections 3.2, 3.3, 3.5

