Digital Computer Design Laboratory

#1 SystemVerilog

1- Create the following two files myfunction.sv and testbench1.sv.

myfunction.sv

```
module testbench1();
 logic a, b, c, y;
  // instantiate device under test
 myfunction dut(a, b, c, y);
 // apply inputs one at a time
  initial begin
   a = 0; b = 0; c = 0; #10;
   c = 1;
                        #10;
   b = 1; c = 0;
                       #10;
   c = 1;
                        #10;
   a = 1; b = 0; c = 0; #10;
   c = 1;
                       #10;
   b = 1; c = 0; #10;
                       #10;
   c = 1;
  end
endmodule
```

testbench1.sv

2- Create a project, add these files, simulate the project and observe the outputs.

3- Create the following files **fulladder.sv**.

fulladder.sv

- **4-** Create a **testbench** for fulladder.
- **5-** Create a project, add these files, simulate the project and observe the outputs.