New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Phase noise measurement #125
Comments
Interesting. Do you know/did you ever measure what the phase noise spectrum of that output is? I recall it being significantly worse than the main output, but can't find any info in the spec sheet. |
Anyway, that's lovely data and generally better than I'd expected. From a physics perspective, that's plenty good enough for everything I want to do, which is great. In terms of background curiosity/calibrating expectations for what should be doable for this kind of design, the AD9910 noise graphs with and w/o PLL are copied below. My understanding is that DDS chips like the AD9910 are generally about as good as one gets for this kind of digital synthesis so are a pretty good reference. Looks like phaser is within 10dB of the AD9910 at all frequencies, a bit better than the 9910 at higher frequencies and a bit worse at lower frequencies, but broadly comparable throught. Phase with PLL is something like 20dB worse than the AD9910 w/o PLL for close-in noise with less than 10dB between them for broader-band noise. As a general point of interest, I'd be curious to know what the noise spectrum of phaser looks like without the PLL, but that requires a bit of reconfiguration is is not something we need to worry about. |
Anyway, good work @sotirova! I don't see anything suspicious here (the DAC data sheet doesn't have phase noise plots so doesn't give us anything to directly compare with, but I don't see anything in the above to suggest we're doing worse than I'd expect). |
Thanks for the comments @hartytp!
Here's the phase noise of the synth RF OUT and CLK SYN for reference - indeed the CLK SYN looks worse than the main RF output |
What carrier frequency? |
125 MHz both, as used in the setup |
anyway, good to know that the CLK SYN phase noise is not a limitation here (although not by that far) |
Setup
Measurement results
First look at phase noise when phaser is using its internal clock vs when it is given an external 125 MHz clock as described above. For both of these measurements Kasli was connected to an external 125 MHz reference as above.
For reference, here is also the phase noise from the Kasli MMCX clock outputs when using the Kasli internal clock vs when Kasli takes an external 125 MHz reference.
The text was updated successfully, but these errors were encountered: