


Sinara: An Open Hardware Ecosystem for Quantum Physics





D. Allcock¹, C. Ballance², S. Bourdeauducq³, J. Britton⁴, M. Gaska⁵, T. Harty², J. Jarosinski⁵, R. Jördens^{3,6}, P. Kulik⁵, D. Nadlinger², K. Pozniak⁵, T. Przywozki⁵, D. Slichter⁶, M. Sowinski⁵, W. Zhang², G. Kasprowicz⁵

¹University of Oregon, ²University of Oxford, ³M-Labs Ltd., ⁴Army Research Laboratory, ⁵Warsaw University of Technology, ⁶QUARTIQ GmbH ⁷National Institute of Standards and Technology

<https://sinara-hw.github.io>

Abstract

Sinara is a modular, open-source measurement and control hardware ecosystem dedicated to quantum applications that require deterministic high-resolution timing. It is based on industrial standards and consists of over 50 scalable card-based modules built to perform a variety of analog (dc to microwave), and digital input and output tasks with precision timing. The hardware is controlled and managed by the ARTIQ open-source software platform, which provides nanosecond timing resolution and sub-microsecond latency via a high-level programming language.



QUARTIQ
Warsaw University
of Technology

TechnSystem
Labs

CREO TECH
Instruments S.A.

M-Labs

optiClock

UNIVERSITY OF
FREIBURG

UNIVERSITY OF
MARYLAND

ARL
JOINT QUANTUM
INSTITUTE

Duke
UNIVERSITY

UNIVERSITY OF
OREGON


NIST
Leibniz Universität
Hannover

Production Hardware

Over 100 crates deployed in labs worldwide

Eurocard Extension Module (EEM) standard:

- 4HP or 8 HP 100x160mm Eurocards
- Ribbon cables between carriers and extension modules provide 12V power, 8 channels LVDS data, and I²C bus



Kasli Carrier

- Artix 7 100T FPGA
- 4Gb DDR3 SDRAM
- 32 SRP 6Gb/s ports
- Clock recovery and distrib.
- 4 channel USB connectivity
- I²C free to EEMs via USB and FPGA
- 12 EEM connectors

Zotino 32 channel 16-bit DAC

- ±10V range
- 75 MHz bandwidth
- 1MS/s aggregate
- 1mm cross-talk
- 1600 twisted pairs

DIO 8 channel TTL I/O

- SMA or BNC
- galvanically isolated
- robust to short circuits
- 150 MHz bandwidth
- < 1 ns jitter
- input/output selectable

DIO 16 channel LVDS I/O

- 4 RJ45 connectors
- 150 MHz bandwidth
- < 100 ps jitter
- input/output selectable

Clocker 2x8 clock fanout

- Ultra low noise MHz to GHz
- IN/OUT selectable inputs
- 4 external and 4 internal outputs

Sampler 8 channel ADC

- LTC2320 16-bit ADC
- Differential inputs
- 50 Ω termination selectable
- 1.1/1.0/1.0/1.0/100 pGA
- 1.5MS/s, 200 kHz bandwidth
- Source synchronous quad-SPI
- Supported as part of Sampler-Urukul servo

Urukul 4 channel DDS

- LD9910 or AD9922 DDS
- CPD for I/Q and SPI mux
- 1GS/s, 0.5-430 MHz, 10 dBm
- Digital attenuator 3.15 dB
- High isolation RF switch
- AC-coupled isolated outputs
- Flexible clocking distribution
- Supported as part of Sampler-Urukul servo

VHDCI breakout

- connects to AMC-VHDCI
- 8 EEM connectors on board
- I²C free
- 12 V distribution

Grabber LVDS frame grabber

- Base or Medium layout
- Supports Serial and GPIO pins
- Frame processing gateway

HD68BDC and IPCBNC adapters

- HD68 breakout
- 4x 26 pin IDC connectors
- Common mode probes
- To be used with Zotino or Sampler

Prototype Hardware

Prototype modules have been produced in small quantities and tested but require further revision before being released to production.

- Stabilizer** CPU-based servo
 - Dual 16-bit 2MS/s ADC with PGA
 - Dual 16-bit 2MS/s DAC
 - Cortex M7 CPU @400 MHz
 - Ethernet (+PoE) and EEM interfaces
 - Capable of PID with 500 kHz bandwidth
- Booster** 8-ch power amplifier
 - 40-500 MHz
 - P1dB 36 dBm, 40 dB gain
 - >35% total power efficiency
 - Protection, monitoring
 - Remote control
- Pounder** 2-ch PDH lock generator
 - Add-on card for Stabilizer
 - 4-ch 500MS/s DDS + phase detectors
- DIO_MCX** 16-ch I/O
 - 3.3V, 50R capable outputs
 - Switchable direction & 50R term.
- Phaser** 2-ch arbitrary waveform generator
 - 4-ch 1.25 GS/s 16-bit DAC
 - 2-ch IQ mixer upconversion to 0.3-4.8 GHz
 - 2-ch of 5 MS/s ADC
 - Artix XC7A100T FPGA
- Thermostat** 2-ch temperature controller
 - Thermistor input
 - 8W TEC/heater drive
 - Cortex M4 CPU
 - Ethernet interface (+PoE)
- Mirny** 4-ch programmable synthesizer
 - 30 MHz to 6 GHz
 - (12 GHz with planned Mezzanine board)
 - CPLD for IO and SPI mux
- Humpback** EEM carrier for single board computers
 - Compatible with Nucleo 144, Beaglebone Black, Orange Pi Zero, ESP32, Wiznet WIZ550web
 - Provides power, mounting, and connectivity
- Fastino** 32-ch 16-bit DAC
 - ±10V range
 - 2 MS/s per channel, 1 GS/s aggregate
 - High speed version of Zotino
- Banker** Versatile 128-ch GPIO
 - ICE40 FPGA
 - 3.3V or 5V with 50R drive capability
 - DIN-rail breakout boards for D-sub, BNC, SMA, & screw term.
- Sayma** 8-ch arbitrary waveform generator
 - 8-ch 1.25 GS/s DACs
 - 8-ch 5 MS/s ADCs
 - Kintex UltraScale KU040 FPGA
 - uTCA form factor
- Metlino** uTCA Carrier
 - Kintex UltraScale KU040 FPGA
 - uTCA form factor
- Zapper** 8-ch piezo driver
 - 16-bit DAC
 - 100, 150, or 200V range
- Aux PSU** 3-ch power supply
 - Switch-selectable output voltages
- Line Trigger** 50/60Hz line trigger
 - To sync your experiments
- RFSoc**
 - 8 channel 12-bit ADC, 4GS/s
 - 8 channel 14bit DAC, 6GS/s
 - uTCA form factor
 - Will allow Sinara to be used for superconducting and spin qubits

FAQ

How do I find out more about the hardware?

- The hardware designs are open source and on our GitHub: <https://github.com/sinara-hw>
- Documentation uses the GitHub wiki: <https://github.com/sinara-hw/wiki>
- Issue tracking is done using the GitHub issue tracker on each repository

Where do I obtain hardware?

- Two commercial vendors (Creotech and TechnoSystem) can supply tested modules
- Two systems integrators (M-Labs and QUARTIQ) can provide assembled and tested crates as well as access to gateway/software build system
- As the hardware is open, you are free to produce your own boards

Who develops Sinara?

- Sinara is a collaboration between electrical engineering academics, commercial software and hardware suppliers, and the AMO research groups who form the end users
- G. Kasprowicz at Warsaw Technical University is the hardware lead

Can physics groups without electrical engineers or FPGA developers contribute?

- Yes! Use production boards, submit bug reports, and make suggestions based on your lab experience
- Much of the documentation is user-contributed and there are many gaps that need filling
- Fund new gateway/software development to add new features and help bring prototype boards to production


I have a use case not covered by current or planned hardware:

- Open a new request for comments at: <https://github.com/sinara-hw/meta/issues> and we'll work with you

Infrastructure Improvements

CPCIS

- Forthcoming upgrade for EEM ecosystem
- Switch from ribbon cables to CompactPCI backplane
- Passive adapter to convert existing boards
- Compatible with CERN Distributed I/O Tier (DI/OT)



uTCA

- For boards that need more IO, power, and cooling than is available in CPCIS



Planned Hardware

Kasli SoC Controller

- Zynq 7030 FPGA (dual ARM core)
- Kasli form factor

Shuttler 16-ch fast DAC

- 125 MS/s
- FMC form factor

Fast Servo FPGA servo

- Stabilizer form factor

Driver Diode laser current source

- 250mA/2V or 1.5A/3V

ARTIQ control framework

<https://m-labs.hk/artiq>

- Advanced Real-Time Infrastructure for Quantum physics, integrated software/gateway system that controls atomic physics experiments
- High performance – nanosecond resolution, hundreds of ns latency
- Expressive – describe algorithms with a few lines of code written in a subset of Python
- Portable – treat hardware (FPGA boards) as commodity, make software quickly and reliably deployable
- Modular – separate components as much as possible: managing/scheduling experiments, driving distributed devices, analyzing/displaying/archiving results
- Open – developed with and for research groups worldwide as open source software (LGPLv3)

