




SMA Insulating washers



shield clips




Front panel grounding







Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		shanasz
	Drawn by		shanasz
	Check by		-
	Last Mod.		08.09.2023
	File		Modulator.schdoc
Cannot open file D:\Dropbox\DESIGN\MTCA-projects\SI	Print Date		08.09.2023 14:44:24
	Sheet		1 of 6
	Size		A3
Warsaw University of Technology Nowowiejska 15/19		ISE	
		ARTIQ	









EEM connector: IO are LVDS, I2C is 3V3 LVCMOS, P3V3_MP up to 20mA, P12V up to 1A



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	shanasz
Cannot open file D:\Dropbox\DESIGN\SI\MTCA\projects\SI		Drawn by	shanasz
		Check by	-
		Last Mod.	08.09.2023
		File	LVDS_IFC_VCO.SchDoc
Print Date		08.09.2023 14:44:25	Sheet 2 of 6
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-









PGOOD PG

ADR: 1001 000

Thermal shutdown.

constant PWM
1.25MHz
slow start



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file		Drawn by shanasz	
D:\Dropbox\DESIGN\S\MTCA_projects\SI		Check by	
		Last Mod. -	
		File Supply_Modulator.SchDoc	
		Print Date 08.09.2023 14:44:25	
		Sheet 3 of 6	
		Size A3	
		Rev -	

Modulator v1.0
DC/DC & LDOs

Warsaw University of Technology ISE
Nowowiejska 15/19


ARTIQ

vs. Temperature Differential Output Impedance	f = dc	±19	mV
	f = 200 MHz	0	Ω
	f = 2 GHz	75	Ω



IOUTfs = 30mA
RI=24.95
Vfs=0.7485Vpp

Project/Equipment		ARTIQ/SINARA	
Document		Designer	shanasz
Cannot open file D:\Dropbo x\DESIGN S\MTCA projects\SI		Drawn by	shanasz
		Check by	-
		Last Mod.	-
		File	Multiplier_channel.SchDoc
Print Date		08.09.2023 14:44:25	Sheet 4 of 6
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-



vs. Temperature Differential Output Impedance	f = dc	±19	mV
	f = 200 MHz	0	Ω
	f = 2 GHz	75	Ω

Max 2,2Vpp differentially
@ X = 2Vpp and Y = 1V


Max 2Vpp differentially @
X,Y,Z

Multiplier inputs are
matched to 500R @DC and
150R @ 2GHz. 100R line
between amp and mult is
shorter than 10mm, so no
matching R is needed.

X and Y pins swapped for better
signal integrity on PCB. Signals are
crossed for the second time on
OUT_conditioning sheet so the gain is
positive

G=1

IOUTfs = 30mA
RI=24.95
Vfs=0.7485Vpp



Project/Equipment		ARTIQ/SINARA	
Document		Designer	shanasz
Cannot open file D:\Dropbox\k\DESIGN\SI\MTCA_projects\SI	Modulator v1.0 Modulator channel	Drawn by	shanasz
		Check by	-
		Last Mod.	-
		File	Multiplier_channel.SchDoc
		Print Date	08.09.2023 14:44:25
Warsaw University of Technology Nowowiejska 15/19		ISE	Sheet 4 of 6
		ARTIQ	Size A3 Rev -





Figure 54. Terminated Single-Ended-to-Differential System with $G = 1$




Figure 50. Calculating Single-Ended Input Impedance R_{IN}

Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI		Drawn by shanasz	XX/XX/XXXX
		Check by	-
		Last Mod.	08.09.2023
		File	IN_conditioning.SchDoc
		Print Date	08.09.2023 14:44:25
Warsaw University of Technology Nowowiejska 15/19		ISE ARTIQ	
Sheet 5 of 6		Size A3	Rev -





Figure 54. Terminated Single-Ended-to-Differential System with $G = 1$




Figure 50. Calculating Single-Ended Input Impedance R_{in}

Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI		Drawn by shanasz	XX/XX/XXXX
		Check by -	08.09.2023
		Last Mod. -	08.09.2023
		File IN_conditioning.SchDoc	
		Print Date 08.09.2023 14:44:25	Sheet 5 of 6
Warsaw University of Technology ISE		ARTIQ	
Nowowiejska 15/19		Size A3	Rev -





Figure 54. Terminated Single-Ended-to-Differential System with $G = 1$




Figure 50. Calculating Single-Ended Input Impedance R_{IN}

Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI		Drawn by shanasz	XX/XX/XXXX
		Check by	-
		Last Mod.	08.09.2023
		File	IN_conditioning.SchDoc
		Print Date	08.09.2023 14:44:25
Warsaw University of Technology Nowowiejska 15/19		ISE ARTIQ	
Sheet 5 of 6		Size A3	Rev -





Figure 54. Terminated Single-Ended-to-Differential System with $G = 1$




Figure 50. Calculating Single-Ended Input Impedance R_{in}

Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file D:\Dropbox\DESIGN\S\MTCA_projects\SI		Drawn by shanasz	XX/XX/XXXX
		Check by	-
		Last Mod.	08.09.2023
		File	IN_conditioning.SchDoc
		Print Date	08.09.2023 14:44:25
Warsaw University of Technology Nowowiejska 15/19		ISE	Sheet 5 of 6
		ARTIQ	Size A3 Rev -





Figure 54. Terminated Single-Ended-to-Differential System with $G = 1$




Figure 50. Calculating Single-Ended Input Impedance R_{IN}

Project/Equipment		ARTIQ/SINARA	
Document		Designer shanasz	
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI		Drawn by shanasz	XX/XX/XXXX
		Check by	-
		Last Mod.	08.09.2023
		File	IN_conditioning.SchDoc
		Print Date	08.09.2023 14:44:25
Warsaw University of Technology Nowowiejska 15/19		ISE	Sheet 5 of 6
		ARTIQ	Size A3 Rev -

