




This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.


Project/Equipment ARTIQ/SINARA

Document
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI




PCB_3U_DDS.PjPCB
LVDS_IFC_DDS.SchDoc

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	11.09.2017
File	LVDS_IFC_DDS.SchDoc	
Print Date	17.09.2017 18:23:26	Sheet 2 of 7

Warsaw University of Technology ISE Nowowiejska 15/19 ARTIQ Size A3 Rev -



This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

Document
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI


PCB_3U_DDS.PjPCB
LVDS_IFC_DDS.SchDoc

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	11.09.2017	
File LVDS_IFC_DDS.SchDoc		
Print Date 17.09.2017 18:23:26		Sheet 2 of 7

Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ


Size A3 Rev -



1 2 3 4 5


A A

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28)
for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder




Digital Attenuator

F clk max = 30MHz




With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.



Amplifier
~23 dB gain and 13 dBm P1dB

SPDT switch



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORIES QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA


PCB_3U_DDS.PrjPCB
DDS_OUT_channel.SchDoc


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	17.09.2017	
File DDS_OUT_channel.SchDoc		
Print Date 17.09.2017 18:23:27		
Sheet 4 of 7		


Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ

Size A3 Rev -







NOT MOUNTED BY DEFAULT





Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



NOT MOUNTED BY DEFAULT





Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



NOT MOUNTED BY DEFAULT





Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



NOT MOUNTED BY DEFALKT










Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017



This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



GND 

*PCB_3U_DDS.PrjPCB
DDS_channel.SchDoc*



Designer	G.K.	
Drawn by	G.K.	XX/XX/XXX
Check by		-
Last Mod.	-	17.09.2017
File	DDS_channel.SchDoc	
Print Date	17.09.2017 18:23:30	Sheet 5 of 7




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI	Check by -	Last Mod. -	17.09.2017
		File CLK_INPUT.SchDoc	
		Print Date 17.09.2017 18:23:30	Sheet 6 of 7
		Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -


PCB_3U_DDS.PjPCB CLK_INPUT.SchDoc




Project/Equipment	ARTIQ/SINARA		
Document	Designer G.K.		
Cannot open file D:\Dropbox\DESIGN\SI\MTCA projects\SI	Drawn by G.K.	XX/XX/XXXX	
	Check by	-	
	Last Mod.	17.09.2017	
	File	CTRL_LOGIC.SchDoc	
	Print Date	17.09.2017 18:23:30	Sheet 7 of 7
Warsaw University of Technology Nowowiejska 15/19	ISE		Size A3 Rev -
		ARTIQ	



3U DDS rev 1.0 WUT ISE 2017





C55C IC17C R8C

C55B IC17B R8B

C55A IC17A R8A

R15D R12D

R15C R12C R10C

R15B R12B R10B

R15A R12A R10A

TP9 TP8 TP7 TP6 TP5

R102 R101 R95 C71 R76 C68 R72 C66 R109 R110 R71 C65 R70 R108 R34 C56 R103 R22 U1

C46 IC16 R6 C37 C42

R17

