


A

A



B

B


C

C


D

D


Title		
Size	Number	Revision
A4		
Date: 14.05.2017	Sheet of	
File: D:\Dropbox..\TOP.SchDoc		Drawn By: Paweł Kulik



With 4 extensions wired to backplane 24 pins remain for VCC and ground.  
With 3 extensions that number rises to 42




I2C\_SDA [12..9]  
I2C\_SCL [12..9]  
I2C\_SCL [12..9]



Title		
Size	Number	Revision
A4		
Date: 14.05.2017	Sheet of	
File: D:\Dropbox..\BackplaneConnector.Sch		Drawn By:


A


1



**Title**

Size A4	Number	Revision
Date:	14.05.2017	Sheet of
File:	D:\Dropbox\..\ClockRecovery.SchDoc	Drawn By: *






Title		
Size	Number	Revision
A4		
Date: 14.05.2017	Sheet of	
File: D:\Dropbox\...\FPGA_I2C.SchDoc		Drawn By:

XC3E  
XC7A50T-1FGG484C

BANK 35	
IO_0_35	DDR3_A14
IO_L1P_T0_AD4P_35	B1 DDR3_A13
IO_L1N_T0_AD4N_35	A1 DDR3_A11
IO_L2P_T0_AD12P_35	C2 DDR3_A12
IO_L2N_T0_AD12N_35	B2 DDR3_CKE
IO_L3P_T0_DQS_AD5P_35	E1 DDR3_A9
IO_L3N_T0_DQS_AD5N_35	D1 DDR3_A8
IO_L4P_T0_35	E2 DDR3_A4
IO_L4N_T0_35	D2 DDR3_A10
IO_L5P_T0_AD13P_35	G1 DDR3_BA2
IO_L5N_T0_AD13N_35	F1 DDR3_WE_N
IO_L6P_T0_35	F3 DDR3_A2
IO_L6N_T0_VREF_35	VREF_DDR3
IO_L7P_T1_AD6P_35	K1 DDR3_A7
IO_L7N_T1_AD6N_35	J1 DDR3_BA1
IO_L8P_T1_AD14P_35	H2 DDR3_BA0
IO_L8N_T1_AD14N_35	G2 DDR3_A1
IO_L9P_T1_DQS_AD7P_35	K2 DDR3_A0
IO_L9N_T1_DQS_AD7N_35	J2 DDR3_A6
IO_L10P_T1_AD15P_35	J5 DDR3_A3
IO_L10N_T1_AD15N_35	H5 DDR3_A5
IO_L11P_T1_SRCC_35	H3 DDR3_CK_P
IO_L11N_T1_SRCC_35	G3 DDR3_CK_N
IO_L12P_T1_MRCC_35	H4 DDR3_ODT
IO_L12N_T1_MRCC_35	G4 DDR3_CAS_N
IO_L13P_T2_MRCC_35	K4 DDR3_RAS_N
IO_L13N_T2_MRCC_35	J4 DDR3_LDM
IO_L14P_T2_SRCC_35	L3 DDR3_DQ5
IO_L14N_T2_SRCC_35	K3 DDR3_DQ4
IO_L15P_T2_DQS_35	M1 DDR3_LDQS_P
IO_L15N_T2_DQS_35	L1 DDR3_LDQS_N
IO_L16P_T2_35	M3 DDR3_DQ7
IO_L16N_T2_35	M2 DDR3_DQ6
IO_L17P_T2_35	K6 DDR3_DQ3
IO_L17N_T2_35	J6 DDR3_DQ2
IO_L18P_T2_35	L5 DDR3_DQ1
IO_L18N_T2_35	J4 DDR3_DQ0
IO_L19P_T3_35	N4 DDR3_UDM
IO_L19N_T3_VREF_35	N3 DDR3_RESET_N
IO_L20P_T3_35	R1 DDR3_DQ9
IO_L20N_T3_35	P1 DDR3_DQ8
IO_L21P_T3_DQS_P	P5 DDR3_UDQS_P
IO_L21N_T3_DQS_N	P4 DDR3_UDQS_N
IO_L22P_T3_35	P2 DDR3_DQ11
IO_L22N_T3_35	N2 DDR3_DQ10
IO_L23P_T3_35	M6 DDR3_DQ13
IO_L23N_T3_35	M5 DDR3_DQ12
IO_L24P_T3_35	P6 DDR3_DQ15
IO_L24N_T3_35	N5 DDR3_DQ14
IO_25_35	L6 DDR3_RESET_N



A

A

B


B

C






C

D

D




Title		
Size	Number	Revision
A4		
Date:	14.05.2017	Sheet of
File:	D:\Dropbox\..\FPGAGTP.SchDoc	Drawn By:



Title		
Size A4	Number	Revision
Date:	14.05.2017	Sheet of
File:	D:\Dropbox\..\FPGAPower&Misc.Sch	Drawn By: *



A



Title


Size	Number	Revision
A4		
Date: 14.05.2017	Sheet of	
File: D:\Dropbox\..\PowerSupplies.SchDoc		Drawn By: *

A

B


C

D






Title



Size	Number	Revision
A4		
Date: 14.05.2017	Sheet of	
File: D:\Dropbox...\SFP.SchDoc		Drawn By:




Title		
Size	Number	Revision
A4		
Date:	14.05.2017	Sheet of
File:	D:\Dropbox\...\SFP_Level_Translate.Sch	Drawn By: Paweł Kulik











-

-

-

-



## Designer 98

