









ADD LEDS
ADD fiducials

Project/Equipment		ARTIQ/SINARA		
Document	Comments	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
PCB_3U_Kasli.PrjPCB	Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	-	-	-
TOP.SchDoc	Last Mod. -	03.07.2017	File TOP.SchDoc	Sheet 1 of 12
	Print Date 03.07.2017 19:52:22		Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -




Project/Equipment ARTIQ/SINARA
 Document PCB_3U_Kasli.PrjPCB
 Cannot open file FPGA.schdoc
 D:\Dropbox\DESIGN\SMTCAs\projects\SI
 Drawn by G.K.
 File FPGA.schdoc
 Last Mod. -
 File Date 03/07/2017 19:52:22
 Print Date 03/07/2017 19:52:22 Sheet 2 of 12
 Warsaw University of Technology ISE Nowowiejska 15/19
 Designer G.K.
 Drawn by G.K.
 Check by -
 Last Mod. -
 File Date 03/07/2017 19:52:22 Sheet 2 of 12
 Warsaw University of Technology ISE Nowowiejska 15/19
 ARTIQ

Size A3 Rev -





Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	IDC_EXT_Connectors.SchDoc
		Date	03.07.2017
		Print Date	03.07.2017 19:52:23
		Sheet	3 of 12
Warsaw University of Technology ISE Nowowiejska 15/19		Size	A3
ARTIQ		Rev	-

**PCB_3U_Kasli.PrjPCB
IDC_EXT_Connectors.SchDoc**



Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	-	-	-
Last Mod. -	03.07.2017	File PowerSupplies.SchDoc	
Print Date 03.07.2017 19:52:23	Sheet 4 of 12	Size A3	Rev -
Warsaw University of Technology ISE Nowowiejska 15/19		ARTIQ	






Project/Equipment	ARTIQ/SINARA	Designer G.K.
Document	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Check by -	-
Last Mod. -	03.07.2017	
File ClockRecovery.SchDoc	Print Date 03.07.2017 19:52:24	Sheet 6 of 12
	Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -

PCB_3U_Kasli.PrjPCB

ClockRecovery.SchDoc

ARTIQ



I2C_SDA [12..9]

I2C_SCL [12..9]

I2C_SDA [12..9]

I2C_SCL [12..9]

Project/Equipment ARTIQ/SINARA


Document

Cannot open file
D:\Dropbox\DESIGN
SMTCAs
projects\SI

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	03.07.2017	
File BackplaneConnector.SchDoc		
Print Date 03.07.2017 19:52:24	Sheet 7 of 12	Size A3 Rev -


Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ



Project/Equipment		ARTIQ/SINARA
Document		
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Designer G.K.	Drawn by G.K.
		XX/XX/XXXX
	Check by -	-
	Last Mod. -	03.07.2017
	File FPGA_SDRAM.SchDoc	Print Date 03.07.2017 19:52:24
	Sheet 8 of 12	Size A3 Rev -
	Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ

PCB_3U_Kasli.PrjPCB
FPGA_SDRAM.SchDoc



Project/Equipment ARTIQ/SINARA

Document


Cannot open file
D:\Dropbox\DESIGN
SMTCA_projects\SI

PCB_3U_Kasli.PrjPCB
SFP.SchDoc


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	03.07.2017	
File SFP.SchDoc	Print Date 03.07.2017 19:52:25	Sheet 9 of 12
		Size A3 Rev -

Warsaw University of Technology ISE
Nowowiejska 15/19


ARTIQ



Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB FPGAGTP.SchDoc
Designer	G.K.
Drawn by	G.K.
Check by	-
Last Mod.	03.07.2017
File	FPGAGTP.SchDoc
Print Date	03.07.2017 19:52:25
Sheet	10 of 12
Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ
Size	A3
Rev	-



Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB FPGA_I2C.SchDoc	Designer G.K.	Drawn by G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	-	XX/XX/XXXX	-
Last Mod. -	03.07.2017	Check by	-
File FPGA_I2C.SchDoc	Print Date 03.07.2017 19:52:25	Size A3	Rev -
Warsaw University of Technology ISE Nowowiejska 15/19	Sheet 11 of 12	ARTIQ	



Title		
Size A3	Number	Revision
Date: 03.07.2017		Sheet of
File: D:\OneDrive\..\USB_IFC.SchDoc		Drawn By:

