








Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB TOP.SchDoc	Designer G.K.	Drawn by G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI		XX/XX/XXXX	-
Last Mod. -		-	18.09.2017
File TOP.SchDoc		File TOP.SchDoc	
Print Date 18.09.2017 17:37:56		Sheet 1 of 12	
Warsaw University of Technology ISE Nowowiejska 15/19		Size A3	Rev -



A



Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	IDC_EXT_Connectors.SchDoc
		Print Date	30.08.2017 17:37:57
		Sheet	3 of 12
<i>PCB_3U_Kasli.PrjPCB</i>		<i>IDC_EXT_Connectors.SchDoc</i>	
Warsaw University of Technology ISE Nowowiejska 15/19		ARTIQ	


E


A


E


D



E













Project/Equipment	ARTIQ/SINARA
Document	
Cannot open file D:\Dropbox\DESIGN SMTCA_projects\SI	PCB_3U_Kasli.PrjPCB FPGA_SDRAM.SchDoc
	Designer G.K. Drawn by G.K. Check by - Last Mod. - 18.09.2017
	File FPGA_SDRAM.SchDoc Print Date 18.09.2017 17:37:59 Sheet 8 of 12
Warsaw University of Technology Nowowiejska 15/19	ISE
	ARTIQ
	Size A3 Rev -




Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB SFP.SchDoc
Designer	G.K.
Drawn by	G.K.
Check by	-
Last Mod.	14.09.2017
File	SFP.SchDoc
Print Date	18.09.2017 17:37:59
Sheet	9 of 12
Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ
Size	A3
Rev	-

A




B



C

Project/Equipment	ARTIQ/SINARA		
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	Check by -	Last Mod. -	18.09.2017
	File FPGAGTP.SchDoc	Print Date 18.09.2017 17:37:59	Sheet 10 of 12
	Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ	Size A3 Rev -



Project/Equipment		ARTIQ/SINARA			
Document					
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Designer G.K. Drawn by G.K. Check by - Last Mod. - 14.09.2017 File FPGA_I2C.SchDoc Print Date 18.09.2017 17:37:59				
	Warsaw University of Technology ISE Nowowiejska 15/19				
	Sheet 11 of 12				
	Size A3 Rev -				

PCB_3U_Kasli.PrjPCB
FPGA_I2C.SchDoc

A

B

C

D

E


A

B


C

D

E





Project/Equipment





PCB_3U_Kasli.PrjPCB
USB_Serial_Quad.SchDoc

Designer Paweł Kulik	Drawn by Paweł Kulik	XX/XX/XXXX
Check by *	-	-
Last Mod. -		16.09.2017
File USB_Serial_Quad.SchDoc	Print Date 18.09.2017 17:37:59	Sheet * of *
		Size A3 Rev *









-

-

-

-

