



Project/Equipment		ARTIQ/SINARA	
Document		Designer G.K.	
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI		Drawn by G.K.	XX/XX/XXXX
		Check by	-
		Last Mod. -	30.10.2017
		File TOP.SchDoc	
		Print Date 05.11.2017 22:49:23	Sheet 1 of 12
		Warsaw University of Technology ISE	Size A3 Rev -
PCB_3U_Kasli.PrjPCB TOP.SchDoc			






Project/Equipment	ARTIQ/SINARA
Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGA.schdoc Print Date 05.11.2017 22:49:25
Cannot open file D:\Dropbox\DESIGN\SMITCA\projects\SI	XX/XX/XXXX 02.11.2017
	Warsaw University of Technology ISE
	Size A3 Rev -

PCB_3U_Kasli.PrjPCB
FPGA.schdoc








Sheet 2 of 12

ARTIQ

A




I₂C_SDA [7..0] I₂C_SCL [7..0]



Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	IDC_EXT_Connectors.SchDoc
		Date	29.08.2017
		Print Date	05.11.2017 22:49:26
		Sheet	3 of 12
		Size	A3
		Rev	-


PCB_3U_Kasli.PrjPCB
IDC_EXT_Connectors.SchDoc

Warsaw University of Technology ISE
Nowowiejska 15/19 ARTIQ




A


1





PCB_3U_Kasli.PrjPCB
EPGA Power&Misc.SchDoc


Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by		-
Last Mod.	-	30.10.2017
File	FPGAPower&Misc.SchDoc	
Print Date	05.11.2017 22:49:28	Sheet 5 of 12
		Size A3 Rev -






Project/Equipment		ARTIQ/SINARA	
Document	Designer	Drawn by	Date
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	G.K.	XX/XX/XXXX	-
	Check by		-
	Last Mod.	16.10.2017	
	File	BackplaneConnector.SchDoc	
	Print Date	05.11.2017 22:49:30	Sheet 7 of 12
	Size	A3	Rev -
	Warsaw University of Technology ISE		ARTIQ






Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K. Drawn by G.K. Check by -	XX/XX/XXXX	
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Last Mod. -	22.10.2017	
SFP.SchDoc	File SFP.SchDoc Print Date 05.11.2017 22:49:31	Sheet 9 of 12	
	Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -	ARTIQ

A



B




C


D


E


Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB FPGAGTP.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGAGTP.SchDoc Print Date 05.11.2017 22:49:32	XX/XX/XXXX - 30.10.2017 ISE Warsaw University of Technology Nowowiejska 15/19 Sheet 10 of 12 Size A3 Rev -
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI			





Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB FPGA_I2C.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGA_I2C.SchDoc Print Date 05.11.2017 22:49:32	xx/xx/xxxx - 31.10.2017 Warsaw University of Technology ISE Nowowiejska 15/19
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Sheet 11 of 12	Size A3 Rev -	














-

-

