


Project/Equipment		ADC/DAC MEZZANINE	
Document		Designer	SBH
	<i>allaki_mezzanine.PrjPCB</i>	Drawn by	SBH
	<i>allaki_mezz_top.SchDoc</i>	Check by	-
		Last Mod.	-
		2017-08-13	
		File	<i>allaki_mezz_top.SchDoc</i>
		Print Date	2017-08-14 09:10:39
		Sheet	1 of
		Size	A3
		Rev	-



Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ







Project/Equipment		ADC/DAC MEZZANINE	
Document	allaki_mezzanine.PrjPCB	Designer	SBH
	ADC_channel.SchDoc	Drawn by	SBH
		Check by	-
		Last Mod.	2017-08-13
		File	ADC_channel.SchDoc
		Print Date	2017-08-14 09:10:39
		Sheet	of
		ARTIQ	A3
		Warsaw University of Technology	ISE
		Nowowiejska 15/19	

Board-2-Board Analog Connectors




Board-2-Board Digital Connector



Project/Equipment		ADC/DAC MEZZANINE	
Document	allaki_mezzanine.PrjPCB	Designer	SBH
	B2B_connectors.SchDoc	Drawn by	SBH
		Check by	XX/XX/XXXX
		Last Mod.	-
		Print Date	2017-08-14 09:10:39
		Sheet of	A3 -
		Size	A3
		Rev	-

ARTIQ Warsaw University of Technology ISE Nowowiejska 15/19



A

A

B

B

C

C


D

D


E

E

Output SMAs




Input SMAs



Input considerations and Variants:
-> ADC-channel.SchDoc

Project/Equipment ADC/DAC MEZZANINE



allaki_mezzanine.PrjPCB
FP_connectors.SchDoc

Document	Designer SBH Drawn by SBH Check by - Last Mod. - File FP_connectors.SchDoc Print Date 2017-08-14 09:10:39	XX/XX/XXXX - - 2017-08-13
	Warsaw University of Technology ISE Nowowiejska 15/19	Sheet of A3 Rev -

A

A

B

B

C



C

D


D

E

E

ID EEPROM**Temperature sensor**

Project/Equipment ADC/DAC MEZZANINE



**allaki_mezzanine.PrjPCB
Mgmt.SchDoc**

Document	Designer SBH Drawn by SBH Check by - Last Mod. - File Mgmt.SchDoc Print Date 2017-08-14 09:10:39	XX/XX/XXXX - - 2017-08-13 ISE	Sheet of
ARTIQ	Warsaw University of Technology Nowowiejska 15/19	ARTIQ	Size A3 Rev -

A

A

B

B

C


C

D

D


E

E



Project/Equipment ADC/DAC MEZZANINE

Document





*allaki_mezzanine.PrjPCB
PowerSupply.SchDoc*


Designer SBH	Drawn by SBH	XX/XX/XXXX
Check by -	-	-
Last Mod. -	2017-08-13	
File PowerSupply.SchDoc	Print Date 2017-08-14 09:10:39	Sheet of 1
		Size A3 Rev -


Warsaw University of Technology ISE
Nowowiejska 15/19


ARTIQ
























+313

-124 +124

C43

C53

-54

354

+54

484

-54

354

+54

C53

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

-54

354

R43

MUT Ajtak! v0.1



C44