




A



B



C










D

E


Project/Equipment	eRTM15 Baikal	
Document	eRTM15_Baikal.PrjPCB FP_connectors.SchDoc	
Designer	SBH	
Drawn by	SBH	XX/XX/XXXX
Check by	-	
Last Mod.	-	2017-08-01
File	FP_connectors.SchDoc	
Print Date	2017-08-01 17:05:41	Sheet 2 of 12
		Size A3 Rev -

ARTIQ Warsaw University of Technology ISE Nowowiejska 15/19 ARTIQ




Designer	SBH	
Drawn by	SBH	XX/XX/XXXX
Check by	-	
Last Mod.	-	2017-08-01
File	PowerSupply.SchDoc	
Print Date	2017-08-01 17:05:41	Sheet 3 of 12

A



C

D




E

Project/Equipment	eRTM15 Baikal	
Document		
	eRTM15_Baikal.PrjPCB BackPlane_connectors.SchDoc	
Designer SBH		
Drawn by SBH		XX/XX/XXXX
Check by		-
Last Mod. -		2017-08-01
File BackPlane_connectors.SchDoc		
Print Date 2017-08-01 17:05:41		Sheet 4 of 12
Warsaw University of Technology ISE		
Nowowiejska 15/19		
ARTIQ		
Size A3		Rev -

A

A



B

B

C

C


D

D

E

E

Project/Equipment eRTM15 Baikal





eRTM15_Baikal.PrjPCB
OnBoardOsc.SchDoc


Designer SBH	Drawn by SBH	XX/XX/XXXX
Check by -	-	-
Last Mod. -	2017-08-01	
File OnBoardOsc.SchDoc	Print Date 2017-08-01 17:05:41	Sheet 5 of 12
		Size A3 Rev -

Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ







A

A

B

B

C


C

D


D

E

E



Project/Equipment eRTM15 Baikal



Document	eRTM15_Baikal.PrjPCB LvpeclTermWithCtrl.SchDoc	Designer SBH Drawn by SBH Check by - Last Mod. - 2017-08-01 File LvpeclTermWithCtrl.SchDoc Print Date 2017-08-01 17:05:42	XX/XX/XXXX - Sheet 9 of 12
ARTIQ	Warsaw University of Technology ISE Nowowiejska 15/19	Size A3	Rev -

A

A

B

B

C


C

D

D

E

E



4x M2.5 Standoff M1256-2545-AL

Project/Equipment		eRTM15 Baikal		
Document		eRTM15_Baikal.PrjPCB		
	ARTIQ	CLK_Mezzanine.SchDoc	Designer SBH	
			Drawn by SBH	XX/XX/XXXX
			Check by	-
			Last Mod.	2017-08-01
			File	CLK_Mezzanine.SchDoc
			Print Date	2017-08-01 17:05:42
			Sheet	10 of 12
			Size	Rev
			A3	-


Warsaw University of Technology ISE
Nowowiejska 15/19

A

A


B

B



C

C




D

D

E

E

Project/Equipment eRTM15 Baikal




eRTM15_Baikal.PrjPCB
CTRL.SchDoc


Designer SBH	Drawn by SBH	XX/XX/XXXX
Check by -	-	
Last Mod. -	2017-08-01	
File CTRL.SchDoc	Print Date 2017-08-01 17:05:42	Sheet 11 of 12
		Size A3 Rev -


Warsaw University of Technology ISE
 Nowowiejska 15/19




ARTIQ




A





















sprawdzic reguly projektowe
sprawdzic zgodnosc ze schematem
-- uklady U3 maja piny od 14 do 17 nigdzie nie dolaczone.
Gdzie to ma byc ??
dopasowac reguly projektowe do minimalnej liczby naruszen
przygotowac raport impedancyjny









poprawic pozycje LEDow

