








shield clips



Ext clock input

Clock from Kasli



Output SMAs



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the terms of the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA
Document PCB_3U_DDS.PjPCB
Cannot open file D:\Dropbox\SiMTCA projects\SI
Drawn by G.K.
Check by -
Last Mod. - 02.09.2017
File PCB_3U_DDS.schdoc
Print Date 02.09.2017 11:54:04 Sheet 1 of 7
Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

Document
Cannot open file D:\Dropbox\DESIGN\SiMTCA projects\SI



**PCB_3U_DDS.PjPCB
LVDS_IFC_DDS.SchDoc**

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	02.09.2017
File	LVDS_IFC_DDS.SchDoc	
Print Date	02.09.2017 11:54:04	Sheet 2 of 7

Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ


Size A3 Rev -



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA
Document PCB_3U_DDS.PjPCB
File LVDS_IFC_DDS.SchDoc
Print Date 02.09.2017 11:54:04
Last Mod. - 02.09.2017
Check by -
Designer G.K.
Drawn by G.K.
Size A3
Rev -


Warsaw University of Technology ISE
Nowowiejska 15/19



1 2 3 4 5


A A

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC_channel sheet. Populate Filter Components according to individual project design. For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder.




Digital Attenuator

F clk max = 30MHz



SPDT switch



Amplifier
+13dB @ 2GHz typ.

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

PCB_3U_DDS.PrjPCB
DDS_OUT_channel.SchDoc

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	02.09.2017
File DDS_OUT_channel.SchDoc		
Print Date 02.09.2017 11:54:05		Sheet 4 of 7

Warsaw University of Technology ISE
Nowowiejska 15/19




Size A3 Rev -

1 2 3 4 5

1 2 3 4 5





A A

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28)
for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_DDS.PrjPCB	Drawn by	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI	DDS_OUT_channel.SchDoc	Drawn by	XX/XX/XXXX
Last Mod.	-	Check by	-
File	DDS_OUT_channel.SchDoc	Last Mod.	02.09.2017
Print Date	02.09.2017 11:54:05	File	PCB_3U_DDS.PrjPCB
		Sheet	4 of 7
		Warsaw University of Technology ISE	
		Nowowiejska 15/19	
		ARTIQ	
		Size	A3
		Rev	-

**Digital Attenuator****SPDT switch****Amplifier +13dB @ 2GHz typ.**

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORIES QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment **ARTIQ/SINARA**


PCB_3U_DDS.PrjPCB
DDS_OUT_channel.SchDoc

Warsaw University of Technology ISE
Nowowiejska 15/19



Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	02.09.2017
File DDS_OUT_channel.SchDoc		
Print Date 02.09.2017 11:54:05		Sheet 4 of 7

ARTIQ


Size A3 Rev -




NOT MOUNTED BY DEFAULT




NOT MOUNTED BY DEFAULT



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.





NOT MOUNTED BY DEFAULT




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

NOT MOUNTED BY DEFAULT





AC-Coupled Input
Termination, Such as
LVDS and LEVPEC




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document	Cannot open file D:\Dropbox\DESIGN\SMTCAs\ARTIQ projects\SI	Designer G.K.	Drawn by G.K.
		Check by -	XX/XX/XXXX
		Last Mod. -	02.09.2017
		File CLK_INPUT.SchDoc	Print Date 02.09.2017 11:54:08
			Sheet 6 of 7
		Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -

PCB_3U_DDS.PjPCB
CLK_INPUT.SchDoc

ARTIQ



Copyright WUT 2017
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



3U DDS rev 1.0 WUT ISE 2017

