





Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB TOP.SchDoc	Designer G.K. Drawn by G.K. Check by -	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Last Mod. -	-	30.10.2017
	File TOP.SchDoc	Print Date 01.11.2017 02:00:56	Sheet 1 of 12
	Warsaw University of Technology Nowowiejska 15/19	ISE	Size A3 Rev -















Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB FPGA.schdoc	Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI		Drawn by	G.K.
		Check by	-
		Last Mod.	31.10.2017
		File	FPGA.schdoc
		Print Date	01.11.2017 02:00:57
		Sheet	2 of 12
		Size	A3
		Rev	-


Warsaw University of Technology ISE  
Nowowiejska 15/19





A




Project/Equipment ARTIQ/SINARA	
Document	Designer G.K.
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Drawn by G.K.
Check by -	XX/XX/XXXX
Last Mod. -	29.08.2017
File IDC_EXT_Connectors.SchDoc	Print Date 01.11.2017 02:00:58
Warsaw University of Technology ISE Nowowiejska 15/19	Sheet 3 of 12
ARTIQ	Size A3 Rev -











Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	BackplaneConnector.SchDoc
		Print Date	01.11.2017 02:01:03
		Sheet	7 of 12
		Size	A3
		Rev	-

**PCB\_3U\_Kasli.PrjPCB**  
**BackplaneConnector.SchDoc**

Warsaw University of Technology ISE  
Nowowiejska 15/19


ARTIQ






Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File SFP.SchDoc Print Date 01.11.2017 02:01:05	PCB_3U_Kasli.PrjPCB SFP.SchDoc	Sheet 9 of 12 Size A3 Rev -
Cannot open file D:\Dropbox\DESIGN\SINARA_projects\SI		Warsaw University of Technology ISE Nowowiejska 15/19	
			ARTIQ

A



B




C

D



E

Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB FPGAGTP.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGAGTP.SchDoc Print Date 01.11.2017 02:01:05	XX/XX/XXXX - 30.10.2017 ISE Warsaw University of Technology Nowowiejska 15/19
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Sheet 10 of 12	Size A3 Rev -



Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kashi.PrjPCB FPGA_I2C.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGA_I2C.SchDoc Print Date 01.11.2017 02:01:06	XX/XX/XXXX - 31.10.2017 Sheet 11 of 12 Size A3 Rev -
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Warsaw University of Technology ISE Nowowiejska 15/19		

A





**PCB\_3U\_Kasli.PrjPCB**  
**USB\_Serial\_Quad.SchDoc**


Designer	Pawel Kulik
Drawn by	Pawel Kulik
Check by	XX/XX/XXXX
Last Mod.	-
File	USB_Serial_Quad.SchDoc
Print Date	01.11.2017 02:01:06
Sheet	* of *
Size	A3
Rev	*


ARTIQ


ISE











-

-

