


Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This document is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment 3U ADC

ADC + reference v1.2


Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File ADC_8CH.SchDoc Print Date 29.11.2017 15:14:30	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SiMTCA projects\SI		
		Sheet 2 of 5
	Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -






Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment	3U ADC		
Document		Designer G.K.	
Cannot open file D:\Dropbox\DESIGN S\MTCA projects\SI	<i>Input channel DPGA v1.2</i>	Drawn by G.K.	XX/XX/XXXX
		Check.by	-
		Last Mod.	29.11.2017
		File	Input_channel.SchDoc
		Print Date	29.11.2017 15:14:30
		Sheet	3 of 5
	Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ	Size A3 Rev -



EEM connector: IO are LVDS, I2C is 3V3 LVC MOS, P3V3_MP up to 20mA, P12V up to 1A






Copyright WUT 2017
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
 (<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment	
Document	3U ADC
Cannot open file D:\Dropbox\DESIGN\SiMTCA projects\SI	Designer G.K. Drawn by G.K. XX/XX/XXXX Check by - Last Mod. - 29.11.2017 File LVDS_IFCB.SchDoc Print Date 29.11.2017 15:14:30
	Sheet 4 of 5
	Warsaw University of Technology ISE Nowowiejska 15/19

LVDS Interface I2C logic v1.2

Designer G.K.
Drawn by G.K. XX/XX/XXXX
Check by -
Last Mod. - 29.11.2017
File LVDS_IFCB.SchDoc
Print Date 29.11.2017 15:14:30 Sheet 4 of 5
Size A3 Rev -
ARTIQ





Copyright WIUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


	Project/Equipment	3U ADC
	Document	
Cannot open file D:\Dropbo x\DESIGN S\MTCA projects\SI		P <i>conver</i>
		<i>Warsaw University of Nowowiejska 15/19</i>

*Power Supply
converters + LDOs v1.2*

Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by		-
Last Mod. -		29.11.2017
File	Supply.SchDoc	
Print Date	29.11.2017 15:14:30	Sheet 5 of 5

PCB 3U ADC (Novo) v1.2

ULTRASENSE








PCB 3U ADC (Novo)


WUT ISE 2017

v1.2











PCB 3U ADC (Novo) v1.5

MUT USE 2012