

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY, AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

Document	
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI	

### DAC & reference

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	10.01.2018	
File DAC_32CH.SchDoc		
Print Date 10.01.2018 00:04:15		Sheet 2 of 7

Warsaw University of Technology ISE Nowowiejska 15/19

ARTIQ

Size A3 Rev -

A

B

C

D

E


A

B

C

D

E



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

Document

Cannot open file  
D:\Dropbo  
x\DESIGN  
SMTCA  
projects\SI


## Output filter

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	09.01.2018
File	Output_channel.SchDoc	
Print Date	10.01.2018 00:04:15	Sheet 4 of 7


Warsaw University of Technology ISE  
Nowowiejska 15/19

ARTIQ


Size A3 Rev -



A




▲ LVDS<> LVCMOS  
translators






Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://hwv.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



EEM connector: IO are LVDS, I2C is 3V3 LVCMS, P3V3\_MP up to 20mA, P12V up to 1A.



Project/Equipment ARTIQ/SINARA


Document


Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI


## LVDS & I2C interfaces


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	-	10.01.2018
File LVDS_IFC_DAC.SchDoc	Print Date 10.01.2018 00:04:15	Sheet 7 of 7
Warsaw University of Technology ISE Nowowiejska 15/19		Size A3 Rev -


## Simulations include DAC noise model













Г

Д

Л

Ж





bCB 3u DYC key 0

MUL USE 2012

D2\_7t

8ICI



IC3



IC32