











Project/Equipment		ARTIQ/SINARA	
Document	<b><i>PCB_3U_Kasli.PrjPCB</i></b> <b><i>FPGA.schdoc</i></b>		Designer P.K.
			Drawn by P.K.
			Check by -
			Last Mod. -
			File <b>FPGA.schdoc</b>
			Print Date 20.01.2018 02:53:27
			Sheet 2 of 12
Warsaw University of Technology Nowowiejska 15/19		ISE	Size A3 Rev 1.0
<b>ARTIO</b>			















A

B

C

D

E


A

B


C

D

E



Project/Equipment ARTIQ/SINARA





PCB\_3U\_Kasli.PrjPCB  
SFP.SchDoc

Designer G.K. and P.K.	Drawn by P.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	-	20.01.2018
File SFP.SchDoc	Print Date 20.01.2018 02:53:29	Sheet 9 of 12
		Size A3 Rev 1.0






Warsaw University of Technology ISE  
Nowowiejska 15/19

ARTIQ






A



Project/Equipment ARTIQ/SINARA



**PCB\_3U\_Kasli.PrjPCB**  
**USB\_Serial\_Quad.SchDoc**

Designer P.K.	Drawn by P.K.	XX/XX/XXXX
Check by *		-
Last Mod. -		19.01.2018
File USB_Serial_Quad.SchDoc		
Print Date 20.01.2018 02:53:30		Sheet 12 of 12
Size A3	Rev 1.0	

Warsaw University of Technology Nowowiejska 15/19

ISE

ARTIQ