











ADD LEDS

Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB TOP.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File TOP.SchDoc Print Date 09.09.2017 02:00:58	xx/xx/xxxx - 08.09.2017 TOP.SchDoc Sheet 1 of 12 Warsaw University of Technology ISE Nowowiejska 15/19
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Size A3 Rev -	





XC7A100T-2FGG484C



Project/Equipment ARTIQ/SINARA
Document PCB_3U_Kasli.PnjPCB
Cannot open file D:\Dropbox\DESIGN\ARTIQ\projects\SI
Drawn by G.K. Drawn by G.K.
Check by -
Last Mod. - 08.09.2017
File FPGA.schdoc Print Date 09.09.2017 02:00:58 Sheet 2 of 12
Warsaw University of Technology ISE Size A3 Rev -
Nowowiejska 15/19

PCB_3U_Kasli.PnjPCB
FPGA.schdoc






Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	30.08.2017
		Print Date	IDC_EXT_Connectors.SchDoc
			09.09.2017 02:00:59
		Sheet	3 of 12
Warsaw University of Technology ISE		Size	A3
Nowowiejska 15/19		Rev	-


PCB_3U_Kasli.PrjPCB
IDC_EXT_Connectors.SchDoc


ARTIQ




Project/Equipment		ARTIQ/SINARA		
Document	Designer G.K.	Drawn by G.K.	Date XX/XX/XXXX	Rev -
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI				
Last Mod. -			09.09.2017	
File PowerSupplies.SchDoc				
Print Date 09.09.2017 02:01:00				
Sheet 4 of 12				
Warsaw University of Technology ISE Nowowiejska 15/19				
ARTIQ				

PCB_3U_Kasli.PrjPCB
PowerSupplies.SchDoc









I2C_SDA [11..8] I2C_SDA [11..8]
 I2C_SCL [11..8] I2C_SCL [11..8]

Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	Check by -	Last Mod. -	30.08.2017
		File BackplaneConnector.SchDoc	
		Print Date 09.09.2017 02:01:01	Sheet 7 of 12
		Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -

PCB_3U_Kasli.PrjPCB
BackplaneConnector.SchDoc



Project/Equipment		ARTIQ/SINARA	
Document		Designer G.K.	Drawn by G.K.
Cannot open file D:\Dropbox\DESIGN\ARTIQ\projects\SI		XX/XX/XXXX	
Check by -		-	
Last Mod. -		08.09.2017	
File FPGA_SDRAM.SchDoc			
Print Date 09.09.2017 02:01:01			Sheet 8 of 12
Warsaw University of Technology ISE Nowowiejska 15/19			Size A3 Rev -

PCB_3U_Kasli.PrjPCB
FPGA_SDRAM.SchDoc

A

B

C

D

E


A

B


C

D

E




Project/Equipment	ARTIQ/SINARA	
Document		
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	Designer G.K. Drawn by G.K. Check by - Last Mod. - File SFP.SchDoc Print Date 09.09.2017 02:01:02	XX/XX/XXXX - 08.09.2017
	PCB_3U_Kasli.PrjPCB SFP.SchDoc	
	Warsaw University of Technology ISE Nowowiejska 15/19	Sheet 9 of 12
		Size A3 Rev -



A

A



Project/Equipment ARTIQ/SINARA

Document


Cannot open file
D:\Dropbo
x\DESIGN
SMTCA_
projects\SI

PCB_3U_Kasli.PrjPCB
FPGA_I2C.SchDoc


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	08.09.2017
File	FPGA_I2C.SchDoc	
Print Date	09.09.2017 02:01:02	Sheet 11 of 12
		Size A3 Rev -


Warsaw University of Technology ISE
Nowowiejska 15/19


ARTIQ




Title		
Size	Number	Revision
A3		
Date: 09.09.2017	Sheet of	
File: D:\OneDrive\..\USB_Serial_Quad.SchD	Drawn By:	









-

-

-

-

