




ADD LEDS



Project/Equipment	ARTIQ/SINARA	Designer	G.K.
Document	PCB_3U_Kasli.PrjPCB	Drawn by	G.K.
Cannot open file	FPGA.schdoc	Check by	-
D:\Dropbox\DESIGN\MTCA_projects_SI		Last Mod.	12.09.2017
		File	FPGA.schdoc
		Print Date	13.09.2017 03:40:22
		Sheet	2 of 12
Warsaw University of Technology Nowowiejska 15/19	ISE	Size	Rev
		A3	-
		ARTIQ	



Project/Equipment ARTIQ/SINARA


Document

Cannot open file	G.K.
D:\Dropbo	Drawn by G.K.
xDESIGN	Check by -
SIMTCA_	Last Mod. -
projects\SI	30.08.2017



PCB_3U_Kasli.PrjPCB
IDC_EXT_Connectors.SchDoc


Warsaw University of Technology ISE
Nowowiejska 15/19


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	30.08.2017	
File IDC_EXT_Connectors.SchDoc	Print Date 13.09.2017 03:40:23	Sheet 3 of 12
Print Date 13.09.2017 03:40:23	Size A3	Rev -




A









Project/Equipment		ARTIQ/SINARA	
Document		Designer G.K.	Drawn by G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		-	XX/XX/XXXX
Last Mod. -		30.08.2017	-
File BackplaneConnector.SchDoc		Print Date 13.09.2017 03:40:24	Sheet 7 of 12
Warsaw University of Technology Nowowiejska 15/19	ISE		Size A3 Rev -
PCB_3U_Kasli.PrjPCB BackplaneConnector.SchDoc		ARTIQ	






Project/Equipment		ARTIQ/SINARA	
Document		Designer G.K.	
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI		Drawn by G.K.	XX/XX/XXXX
		Check by	-
		Last Mod.	08.09.2017
		File SFP.SchDoc	
		Print Date 13.09.2017 03:40:24	Sheet 9 of 12
Warsaw University of Technology ISE Nowowiejska 15/19		Size A3	Rev -
PCB_3U_Kasli.PrjPCB SFP.SchDoc		ARTIQ	

A



B

A



C

B


D

C


E


D


Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Drawn by	G.K.
		Check by	-
		Last Mod.	-
		File	FPGAGTP.SchDoc
		Print Date	13.09.2017 03:40:24
		Sheet	10 of 12
PCB_3U_Kasli.PrjPCB		ARTIQ	
FPGAGTP.SchDoc		ARTIQ	
Warsaw University of Technology ISE Nowowiejska 15/19		Size A3 Rev -	





Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGA_I2C.SchDoc Print Date 13.09.2017 03:40:24	xx/xx/xxxx	Sheet 11 of 12
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI			
PCB_3U_Kasli.PrjPCB FPGA_I2C.SchDoc			
Warsaw University of Technology ISE Nowowiejska 15/19			Size A3 Rev -











-

-

-

-

