

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This document is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment Sampler


Document






**ADC + reference  
v2.0**

Designer	G.K.
Drawn by	G.K.
Check by	-
Last Mod.	11.12.2017
File	ADC_8CH.SchDoc
Print Date	11.12.2017 21:17:30
Sheet	2 of 5
Size	A3
Rev	-






EEM connector: IO are LVDS, I2C is 3V3 LVC MOS, P3V3\_MP up to 20mA, P12V up to 1A




Copyright WUT 2017  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment Sampler  
Document  
 ARTIQ

## LVDS Interface I2C logic v2.0

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	
Last Mod. -	11.12.2017	
File LVDS_IFCB.SchDoc		
Print Date 11.12.2017 21:17:30		
Sheet 4 of 5		

Size A3 Rev -






Copyright WIUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project Euler - Sample

*Power Supply  
converters + LDOs v2.0*



ARTIQ

Designer	G.K.
Drawn by	G.K.
Check by	-
Last Mod.	-
File	Supply.SchDoc
Print Date	11.12.2017 21:17:30
	Sheet 5 of 5







Sampler v2.0


WUT ISE 2017


# Sampler v2.0


WUT ISE 2017













ARTIO

סֶמְבִּינְגֵר נָזָה

MUT USE 2012