




ADD LEDS

Project/Equipment		ARTIQ/SINARA	
Document	File	Designer	Drawn by
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	TOP.SchDoc	G.K.	XX/XX/XXXX
		-	-
		Last Mod. -	15.09.2017
		File	TOP.SchDoc
		Print Date	17.09.2017 03:16:09
		Sheet	1 of 12
		Size	A3
		Rev	-
PCB_3U_Kasli.PrjPCB TOP.SchDoc		Warsaw University of Technology ISE	
Nowowiejska 15/19		ARTIQ	




Project/Equipment		ARTIQ/SINARA		
Document	<i>PCB_3U_Kasli.PrjPCB</i> <i>FPGA.schdoc</i>		Designer	G.K.
Cannot open file			Drawn by	G.K.
D:\Dropbox\DESIGN\SMTCAs_projects\SI			Check by	-
			Last Mod.	14.09.2017
			File	FPGA.schdoc
			Print Date	17.09.2017 03:16:10
			Sheet	2 of 12
	Warsaw University of Technology Nowowiejska 15/19	ISE	Size	Rev
			A3	-
			ARTIQ	



Project/Equipment		ARTIQ/SINARA	
Document		Designer: G.K.	Drawn by: G.K.
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI	Check by: -	XX/XX/XXXX	
Last Mod: -		-	30.08.2017
File: IDC_EXT_Connectors.SchDoc			
Print Date: 17.09.2017 03:16:11			Sheet 3 of 12
Warsaw University of Technology Nowowiejska 15/19	ISE		
			Size A3 Rev -


PCB_3U_Kasli.PrjPCB IDC_EXT_Connectors.SchDoc

ARTIQ



Power consumption details						
	P3V3	P2V5	P1V8	LDO P1V5	P1V2	P1V0
P1-3	27					
er1, power good, fpga done, 3V3 LED	12					
frequency Clock Multiplier/						
Jitter Attenuator	Si5324	279				
anout Buffer	ADCLK944B	165				
anout Buffer	ADCLK948B	330				
ons, powered by Kasli (I2C power) x12		240				
Termination Regulator	TPS51200	40				
25gb 3x		900				
shifting I2C Repeater	TCA9517 x4	20				
tch	TCA9548	80				
shifting Bus Transceiver	SN74AVC2T245 x9	216				
ture Sensor	MAX6642	5				
Oscillator	636L3I050M00000	25				
emory	S25FL128SAGBHI A100					
6, rev E	MT41K256M16				274	
FPGA	XC7A100T		698	542	155	167
/2			167			
k	TLV62565	332				
SUM [mA]	2938	698	542	429	167	1056
Current available [mA]	3500	1100	1000	800	200	1400
Voltage [V]	3,3	2,5	1,8	1,5	1,2	1
POWER [W]	9,70	1,75	0,98	0,64	0,20	1,06
Efficiency	0,88	0,78	0,89	0,76	1	0,74
POWER [W]	11,02	2,24	1,10	0,85	0,20	1,43


Total power: 16,83 W
Total P12V0 current: 1,29 A
Maximum P12V0 current: 5 A
P12V0 current left for EEMs: 3,71 A
Maximum P12V0 EEM current via ribbon cable: 1 A




Project/Funding: ARTIQ/SINTRA

*PCB_3U_Kasli.PrjPCB
PowerSupplies.SchDoc*

Project/Equipment	ARTIQ/SINARA	
Document		Designer G.K.
Cannot open file		Drawn by G.K.
D:\Dropbox\DESIGN\MTCA\projects\SI		Check by -
		Last Mod. - 17.09.2017
		File PowerSupplies.SchDoc
		Print Date 17.09.2017 03:16:12 Sheet 4 of 12
	Warsaw University of Technology Nowowiejska 15/19	Size A3 Rev -
	ISE	ARTIQ






Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	-	-	-
Last Mod. -	-	-	17.09.2017
File ClockRecovery.SchDoc			
Print Date 17.09.2017 03:16:13			
Warsaw University of Technology ISE			
Nowowiejska 15/19			
Sheet 6 of 12			
Size A3			
Rev -			



PCB_3U_Kasli.PrjPCB
ClockRecovery.SchDoc

ARTIQ




Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Drawn by	G.K.	XX/XX/XXXX
Check by	-	-	-
Last Mod.	-	15.09.2017	
File	BackplaneConnector.SchDoc		
Print Date	17.09.2017 03:16:14	Sheet	7 of 12
Warsaw University of Technology ISE Nowowiejska 15/19		Size	A3
ARTIQ		Rev	-

PCB_3U_Kasli.PrjPCB BackplaneConnector.SchDoc




Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file		Drawn by	G.K.
D:\Dropbox\DESIGN\MTCA_projects\SI		Check by	-
		Last Mod.	16.09.2017
		File	FPGA_SDRAM.SchDoc
		Print Date	17.09.2017 03:16:14
		Sheet	8 of 12
Warsaw University of Technology Nowowiejska 15/19		ARTIQ	Size A3 Rev -




Project/Equipment	ARTIQ/SINARA		
Document	PCB_3U_Kasli.PrjPCB SFP.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File SFP.SchDoc Print Date 17.09.2017 03:16:14	XX/XX/XXXX - 14.09.2017
Cannot open file D:\Dropbox\DESIGN S\MTCA_projects\SI			Sheet 9 of 12
	Warsaw University of Technology Nowowiejska 15/19	ISE	Size A3 Rev -
		ARTIQ	

A



B

A



C

B

D

C

E

D

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Drawn by	G.K.
		Check by	-
		Last Mod.	-
		File	FPGAGTP.SchDoc
		Print Date	17.09.2017 03:16:15
		Sheet	10 of 12
PCB_3U_Kasli.PrjPCB		Size	A3
FPGAGTP.SchDoc		Rev	-
Warsaw University of Technology ISE Nowowiejska 15/19		ARTIQ	A3

A

A

B

B

C


C

D

D



E

E




Project/Equipment		ARTIQ/SINARA	
Document		Designer: G.K.	
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI		Drawn by: G.K.	XX/XX/XXXX
		Check by:	-
		Last Mod.:	14.09.2017
		File: FPGA_I2C.SchDoc	
		Print Date: 17.09.2017 03:16:15	Sheet: 11 of 12
Warsaw University of Technology ISE Nowowiejska 15/19		Size: A3	Rev: -
PCB_3U_Kasli.PrjPCB		ARTIQ	
FPGA_I2C.SchDoc			


A





E

E









-

-

-

-

