







Class D1.4 / Zone	a	b	c	d	e	f	
MTCA 4 management Digital clocks fixed I/O Standard Gbit-Links	J80	<p>1 PWRA1</p> <p>2 PWRA2</p> <p>3 AMC_CLK1+</p> <p>4 AMC_CLKL+</p> <p>5 P30_IO+ / CC*</p> <p>6 P30_IO+ / CC*</p> <p>7 GTP12-15_CLK_IN+</p> <p>8 GTP12-15_CLK_OUT+</p> <p>9 P30_IO+ / CC*</p> <p>10 P30_IO+ / CC*</p>	<p>PWB1</p> <p>PWB2</p> <p>AMC_CLK1+</p> <p>AMC_CLKL+</p> <p>P30_IO+ / CC*</p> <p>P30_IO+ / CC*</p> <p>GTP12-15_CLK_IN+</p> <p>GTP12-15_CLK_OUT+</p> <p>P30_IO+ / CC*</p> <p>P30_IO+ / CC*</p>	<p>PS#</p> <p>MP</p> <p>RTM_CLK1+</p> <p>RTM_CLKL+</p> <p>GTP15_RX*</p> <p>GTP14_RX*</p> <p>GTP13_RX*</p> <p>GTP12_RX*</p> <p>GTP11_RX*</p> <p>GTP10_RX*</p>	<p>SDA</p> <p>SCL</p> <p>RTM_CLK1+</p> <p>RTM_CLKL+</p> <p>GTP15_RX</p> <p>GTP14_RX</p> <p>GTP13_RX</p> <p>GTP12_RX</p> <p>GTP11_RX</p> <p>GTP10_RX</p>	<p>TCK</p> <p>TDI</p> <p>OUT2+</p> <p>OUT6-</p> <p>GTP15_TX*</p> <p>GTP14_TX*</p> <p>GTP13_TX*</p> <p>GTP12_TX</p> <p>GTP11_TX</p> <p>GTP10_TX</p>	<p>TDO</p> <p>TMS</p> <p>OUT2+</p> <p>OUT1+</p> <p>GTP15_Tx</p> <p>GTP14_Tx</p> <p>GTP13_Tx</p> <p>GTP12_Tx</p> <p>GTP11_Tx</p> <p>GTP10_Tx</p>
	J81	<p>1 GTP8-11_CLK_IN+</p> <p>2 GTP8-11_CLK_OUT+</p> <p>3 P31_IO+ / CC</p> <p>4 P31_IO+ / CC</p> <p>5 GTP4-7_CLK_IN+</p> <p>6 GTP4-7_CLK_OUT+</p> <p>7 P31_IO+ / CC*</p> <p>8 P31_IO+ / CC*</p> <p>9 GTP9-3_CLK_IN+</p>	<p>GTP8-11_CLK_IN</p> <p>GTP8-11_CLK_OUT</p> <p>P31_IO+ / CC</p> <p>P31_IO+ / CC</p> <p>GTP4-7_CLK_IN</p> <p>GTP4-7_CLK_OUT</p> <p>P31_IO+ / CC*</p> <p>P31_IO+ / CC*</p> <p>GTP9-3_CLK_IN</p>	<p>GTP9_RX*</p> <p>GTP8_RX*</p> <p>GTP7_RX*</p> <p>GTP6_RX*</p> <p>GTP5_RX*</p> <p>GTP4_RX*</p> <p>GTP3_RX*</p> <p>GTP2_RX*</p> <p>GTP1_RX*</p>	<p>GTP9_RX</p> <p>GTP8_RX</p> <p>GTP7_RX</p> <p>GTP6_RX</p> <p>GTP5_RX</p> <p>GTP4_RX</p> <p>GTP3_RX</p> <p>GTP2_RX</p> <p>GTP1_RX</p>	<p>GTP9_TX*</p> <p>GTP8_TX</p> <p>GTP7_TX</p> <p>GTP6_TX</p> <p>GTP5_TX</p> <p>GTP4_TX</p> <p>GTP3_TX</p> <p>GTP2_TX</p> <p>GTP1_TX</p>	<p>GTP9_Tx</p> <p>GTP8_Tx</p> <p>GTP7_Tx</p> <p>GTP6_Tx</p> <p>GTP5_Tx</p> <p>GTP4_Tx</p> <p>GTP3_Tx</p> <p>GTP2_Tx</p> <p>GTP1_Tx</p>



IT 2016.
on describes Open Hardware and is
the CERN OHL v.1.2. You may
modify this documentation under the
the CERN OHL v.1.2.
ERNOHOL). This documentation is
NOT ANY EXPRESS OR IMPLIED
CLUDING OF
ILITY, SATISFACTORY QUALITY
OR A PARTICULAR PURPOSE.
ERN OHL v.1.2 for applicable




ARTTO Sinaran


Sigma RTM

saylla_RIM

Digitized by srujanika@gmail.com

SHEET 1 OF 2





ADC_JESD204B

ARTIQ Sinara

SIZE

A3

DWG NO

1

REV

v0.97

DRAWN BY

G.K.

SHEET


of

3


23

01/10/2017:11:42

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is
licensed under the CERN OHL v.1.2. You may
redistribute and modify this documentation under the
terms of the CERN OHL v.1.2
(http://ohwr.org/CERNOHL). This documentation is
distributed WITHOUT ANY EXPRESS OR IMPLIED
WARRANTY, INCLUDING OF
MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable
conditions.




Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.
<http://cernohl.readthedocs.io> This documentation is distributed "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.




ARTIQ Sinara

CAL_ADC

SIZE	DWG NO	REV
A3		v0.97
DRAWN BY G.K.		SHEET 5 of 23
01/10/2017:11:42		




Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.



ARTIQ Sinara


CLK_Mezzanine


SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET of	
G.K.	6	23




Copyright ISE WUT 2016.
This documentation describes Open Hardware and is
licensed under the CERN OHL v.1.2. You may
redistribute and modify this documentation under the
terms of the CERN OHL v.1.2.
<http://ohwr.org/CERNOHL>. This documentation is
distributed WITHOUT ANY EXPRESS OR IMPLIED
WARRANTY, INCLUDING OF
MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable
conditions.



IOVDD=3.3






ARTIQ Sinara
FPGA_7A15T





XC7A15T-1CSG325_core_power_pcb



ARTIQ Sinara

FPGA_7A15T_POWER

SIZE DWG NO

A3

1




REV
v0.97

DRAWN BY

G.K.

SHEET OF

10 23



ADC_DAC_AFE_Mezzanine

TITLE

ARTIQ Sinara

SIZE

A3

DWG NO

1

REV
v0.97

DRAWN BY

G.K.




SHEET

of

11

23

01/10/2017:11:42



ADC_DAC_AFE_Mezzanine

TITLE

ARTIQ Sinara

SIZE DWG NO

A3

REV

v0.97

DRAWN BY




G.K.

SHEET of

12 23

1

01/10/2017:11:42



ADC_DAC_AFE_Mezzanine

TITLE

ARTIQ Sinara

SIZE

A3

DWG NO

1

v0.97

DRAWN BY

G.K.




SHEET

of

13

23

01/10/2017:11:42



ADC_DAC_AFE_Mezzanine

TITLE

ARTIQ Sinara

SIZE DWG NO

A3

DRAWN BY

G.K.

SHEET



of

1

v0.97

14 23

01/10/2017:11:42




ARTIQ Sinara

RTM IPMI

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is
licensed under the CERN OHL v.1.2. You may
redistribute and modify this documentation under the
terms of the CERN OHL v.1.2.
<http://ohwr.org/CERNOHL>. This documentation is
distributed WITHOUT ANY EXPRESS OR IMPLIED
WARRANTY, INCLUDING OF
MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable
conditions.

SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET	of
G.K.	15	23
01/10/2017:11:41		





RTM modules power requirements

+12VDC @ 1A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 -12VDC @ 250 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 +6VDC @ 8 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 -6VDC rail @ 750 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 +3.3VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz

RTM power requirements

+4VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz
 +2VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz


Copyright ISE WUT 2016.
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.
 Information contained in this document is provided "as is". This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



ARTIQ Sinara

RTM_POWER_SUPPLY

SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET of	
G.K.	16	23





ARTIQ Sinara

PWR_buck_FPGA_EXAR

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is
licensed under the CERN OHL v.1.2. You may
redistribute and modify this documentation under the
terms of the CERN OHL v.1.2.
Information contained in this document is provided
without any express or implied
WARRANTY, INCLUDING OF
MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable
conditions.



TITLE
SIZE DWG NO
A3 REV
DRAWN BY G.K. SHEET 1 of 1
01/10/2017:11:41 v0.97



ARTIQ Sinara

PWR_Buck_2V_4V_4A


SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET of	
G.K.	18	23



ARTIQ Sinara

PWR_Buck_6V_8A

SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET of	
G.K.	19	23



ARTIQ Sinara

PWR_SEPIC_N6V

SIZE DWG NO

A3

REV

v0.97

1

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is
licensed under the CERN OHL v.1.2. You may
redistribute and modify this documentation under the
terms of the CERN OHL v.1.2.
(<http://ohwr.org/CERNohl>). This documentation is
distributed WITHOUT ANY EXPRESS OR IMPLIED
WARRANTY, INCLUDING OF
MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable
conditions.



DRAWN BY

G.K.

SHEET OF

20 23

01/10/2017:11:41




ARTIQ Sinara



SI5324_CLK_RECOVERY

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.
Please see the CERN OHL v.1.2 for applicable conditions.

SIZE	DWG NO	REV
A3		v0.97
DRAWN BY	SHEET of	
G.K.	22	23
01/10/2017:11:42		



Interfaces uRFB:
 uRFB_REF_IN : LVPECL
 uRFB_DAC_CLK_IN: LVPECL
 uRFB_REF_LO - LVPECL
 Impedance 50Ohm SE, 100Ohm diff
 REFSYNCIN_P/N : LVPECL
 uRFB_REF_CLK_IN_P/N: LVPECL



uRFB_Connectors

ARTIQ

ARTIQ Sinara

SIZE DWG NO

A3

REV
v0.97

DRAWN BY

G.K.

SHEET

of

1

23

23

01/10/2017:11:41