






Project/Equipment: ARTIQ/SINARA

PCB_3U_Kasli.PrjPCB
EPGA schdoc





Project/Equipment	ARTIQ/SINARA	Designer	G.K.
Document	PCB_3U_Kasli.PrjPCB FPGA.schdoc	Drawn by	G.K.
Cannot open file		Check by	-
D:\Dropbox\DESIGN\SMTCAs\projects\SI		Last Mod.	06.11.2017
		File	FPGA.schdoc
	<th>Print Date</th> <td>08.11.2017 18:24:58</td>	Print Date	08.11.2017 18:24:58
	<th>Sheet</th> <td>2 of 12</td>	Sheet	2 of 12
Warsaw University of Technology Nowowiejska 15/19	ISE	Size	Rev
		A3	-



Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Drawn by	G.K.
		Check by	XX/XX/XXXX
		Last Mod.	-
		File	PCB_3U_Kasli.PrjPCB
			IDC_EXT_Connectors.SchDoc
		Print Date	29.08.2017
			08.11.2017 18:24:59
		Sheet	3 of 12
		Size	A3
		Rev	-

PCB_3U_Kasli.PrjPCB
IDC_EXT_Connectors.SchDoc


Warsaw University of Technology ISE
Nowowiejska 15/19




ARTIQ/SINARA
PCB_3U_Kasli.PrjPCB
PowerSupplies.SchDoc

Project/Equipment
Document
cannot open file C:\Dropbo
DESIGN
MTCA_
objects\SI


Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	06.11.2017
File	PowerSupplies.SchDoc	
Print Date	08.11.2017 18:24:59	Sheet 4 of 12








Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI			-
Last Mod. -			06.11.2017
File ClockRecovery.SchDoc			
Print Date 08.11.2017 18:25:00			
Warsaw University of Technology ISE			Sheet 6 of 12
Nowowiejska 15/19			Size A3 Rev -

PCB_3U_Kasli.PrjPCB
ClockRecovery.SchDoc





XC7A100T-2FGG484C



Project/Equipment: ARTIQ/SINARA

Document

Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI
Check by -
Last Mod. -
File FPGA_SDRAM.SchDoc
Print Date 08.11.2017 18:25:01

PCB_3U_Kasli.PrjPCB
FPGA_SDRAM.SchDoc


Warsaw University of Technology ISE
Nowowiejska 15/19

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	
Last Mod. -	06.11.2017	
File FPGA_SDRAM.SchDoc		
Print Date 08.11.2017 18:25:01		

Sheet 8 of 12

Size A3 Rev -

ARTIQ



Project/Equipment ARTIQ/SINARA

Document


Cannot open file
D:\Dropbox\DESIGN\SMTCA_projects\SI

PCB_3U_Kasli.PrjPCB
SFP.SchDoc


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	22.10.2017
File SFP.SchDoc		
Print Date 08.11.2017 18:25:01		Sheet 9 of 12

Warsaw University of Technology ISE Nowowiejska 15/19


Size A3 Rev -




Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB FPGAGTP.SchDoc
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	Designer G.K. Drawn by G.K. Check by - Last Mod. - 30.10.2017
	File FPGAGTP.SchDoc Print Date 08.11.2017 18:25:02
	Sheet 10 of 12 Warsaw University of Technology ISE Nowowiejska 15/19





Project/Equipment		ARTIQ/SINARA		
Document		Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI		Check by -	-	
Last Mod. -		Last Mod. -	06.11.2017	
File FPGA_I2C.SchDoc		File	FPGA_I2C.SchDoc	
Print Date 08.11.2017 18:25:02		Print Date	08.11.2017 18:25:02	
Warsaw University of Technology Nowowiejska 15/19		Warsaw University of Technology	ISE	Sheet 11 of 12
				Size A3 Rev -







Layer	Name	Material	Thickness
1	TopOverlay		
2	TopSolder	Solder Resist	0,022
3	TopLayer	Copper	0,053
4	Dielectric1	FR-4	0,110
5	MidLayer1	Copper	0,018
6	Dielectric2	FR-4	0,200
7	MidLayer2	Copper	0,018
8	Dielectric3	FR-4	0,730
9	SignalLayer1	Copper	0,018
10	Dielectric4	FR-4	0,200
11	Internal Plane 1	Copper	0,018
12	Dielectric5	FR-4	0,110
13	BottomLayer	Copper	0,053
14	BottomSolder	Solder Resist	0,022
15	BottomOverlay		









Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	TopOverlay				
2	TopSolder	Solder Resist	0,022mm	3,5	
3	TopLayer	Copper	0,053mm		
4	Dielectric1	FR-4	0,110mm	4,2	
5	MidLayer1	Copper	0,018mm		
6	Dielectric2	FR-4	0,200mm	4,2	
7	MidLayer2	Copper	0,018mm		
8	Dielectric3	FR-4	0,730mm	4,2	
9	SignalLayer1	Copper	0,018mm		
10	Dielectric4	FR-4	0,200mm	4,2	
11	Internal Plane 1	Copper	0,018mm		
12	Dielectric5	FR-4	0,110mm	4,2	
13	BottomLayer	Copper	0,053mm		
14	BottomSolder	Solder Resist	0,022mm	3,5	
15	BottomOverlay				

