









shield clips




▲ Test connector compatible with 3U DAC one. Can also be used for input adapters



FPGA1
FPGA2
FPGA3
FPGA4

Output SMAs



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORINESS AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment 3U ADC

Document





3U ADC - top
8 channel ADC

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	15.05.2017
File PCB_3U_DDS.schdoc	Print Date	15.05.2017 14:21:42
	Sheet	1 of 5
	Size	A3
	Rev	-

Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ

This module connects to Kasli or to VHDCI Metlino breakout board
 All signals are LVDS, in case of Metlino VCC is 1.8V
 I2C is 3.3V LVCMOS
 P3V3_MP can handle up to 20mA
 P12V0 current is up to 500mA



Copyright WUT 2017
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
 (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY,
 INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
 Please see the CERN OHL v.1 for applicable conditions.

I2C_SDA
I2C_SCL
SDA
SCL
P3V3_MP
VCC
VSS
24AA02E48T-I/OT

Project/Equipment 3U ADC
 Document

LVDS Interface I2C logic
 Warsaw University of Technology ISE
 Nowowiejska 15/19

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	
Last Mod. -	15.05.2017	
File LVDS_I2C_DDS.SchDoc		
Print Date 15.05.2017 14:21:42		
Sheet 4 of 5		
		Size A3 Rev -



ARTIQ

A

B

C

D

E


A

B

C

D

E



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORINESS, QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment 3U ADC

Document




Power Supply converters + LDOs

Warsaw University of Technology ISE
Nowowiejska 15/19


Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	15.05.2017
File Supply_DDS.SchDoc	Print Date	15.05.2017 14:21:43
	Sheet	5 of 5

Size A3 Rev -


A




B




C



Title		
Size	Number	Revision
A4		
Date: 15.05.2017	Sheet of	
File: D:\Dropbox\..\CLK_INPUT.SchDoc		Drawn By:



A A
B B
C C
D D



Title		
Size	Number	Revision
A4		
Date: 15.05.2017	Sheet of	
File: D:\Dropbox..\DDS_channel.SchDoc	Drawn By:	

OUT2


IN2


3U DDS rev 1.0
WUT



PCB 3U DDS rev1.0

WUT ISE 2017





3U DDS rev 1.0
WUT



PCB 3U DDS rev1.0
WUT ISE 2017

