



Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB TOP.SchDoc	Designer G.K. Drawn by G.K. Check by -	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Last Mod. -	30.10.2017	
	File TOP.SchDoc	Print Date 02.11.2017 02:28:20	Sheet 1 of 12
	Warsaw University of Technology ISE		Size A3 Rev -















**ANSWER** The answer is 1000. The area of the rectangle is  $10 \times 100 = 1000$ .

*PCB\_3U\_Kasli.PrjPCB*


Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by	-	
Last Mod.	-	02.11.2017
File	FPGA.schdoc	
Print Date	02.11.2017 02:28:21	Sheet 2 of 12
		Size Rev


A





Project/Equipment ARTIQ/SINARA	
Document	Designer G.K.
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Drawn by G.K.
Check by -	XX/XX/XXXX
Last Mod. -	29.08.2017
File IDC_EXT_Connectors.SchDoc	Print Date 02.11.2017 02:28:23
Warsaw University of Technology Nowowiejska 15/19	Sheet 3 of 12
ISE	Size A3 Rev -

**PCB\_3U\_Kasli.PrjPCB**  
**IDC\_EXT\_Connectors.SchDoc**













Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Check by -	Last Mod. -	16.10.2017
PCB_3U_Kasli.PrjPCB	File BackplaneConnector.SchDoc	Print Date 02.11.2017 02:28:26	Sheet 7 of 12
BackplaneConnector.SchDoc	Warsaw University of Technology ISE Nowowiejska 15/19	Size A3	Rev -




Project/Equipment	ARTIQ/SINARA		
Document		Designer G.K.	
Cannot open file D:\Dropbox\DESIGN\SI\MTCA\projects\SI	<b>PCB_3U_Kasli.PrjPCB</b> <b>FPGA_SDRAM.SchDoc</b>	Drawn by G.K.	XX/XX/XXXX
		Check by -	-
		Last Mod. -	30.10.2017
		File	FPGA_SDRAM.SchDoc
		Print Date	02.11.2017 02:28:27
		Sheet	8 of 12
	<i>Warsaw University of Technology Nowowiejska 15/19</i>	Size A3	Rev -
	ISE	ARTIO	





Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kasli.PrjPCB SFP.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File SFP.SchDoc Print Date 02.11.2017 02:28:28	XX/XX/XXXX - 22.10.2017 Sheet 9 of 12 Size A3 Rev -
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	<b>Warsaw University of Technology ISE Nowowiejska 15/19</b>		
	<b>ARTIQ</b>		








Project/Equipment		ARTIQ/SINARA	
Document	PCB_3U_Kashl.PrjPCB FPGA_I2C.SchDoc	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGA_I2C.SchDoc Print Date 02.11.2017 02:28:29	xx/xx/xxxx - 31.10.2017 Warsaw University of Technology ISE Nowowiejska 15/19
Cannot open file D:\Dropbox\DESIGN\SMITCA_projects\SI	Sheet 11 of 12	Size A3 Rev -	














-

-

