





This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVC MOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A






Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment **ARTIQ/SINARA**
Document **PCB_3U_DDS.PjPCB**
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI
Drawn by G.K. Drawn by G.K. XX/XX/XXXX
Check by -
Last Mod. - 11.09.2017
File **LVDS_IFC_DDS.SchDoc**
Print Date 17.09.2017 22:12:23 Sheet 2 of 7
LVDS_IFC_DDS.SchDoc
Warsaw University of Technology ISE Nowowiejska 15/19 ARTIQ Size A3 Rev -



This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



Project/Equipment ARTIQ/SINARA

Document
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI


**PCB_3U_DDS.PjPCB
LVDS_IFC_DDS.SchDoc**

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	11.09.2017	
File LVDS_IFC_DDS.SchDoc		
Print Date 17.09.2017 22:12:23		Sheet 2 of 7
Warsaw University of Technology ISE Nowowiejska 15/19		Size A3 Rev -








With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.





Amplifier
~23 dB gain and 13 dBm P1dB



SPDT switch





**Digital Attenuator**

With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.

**Amplifier**
 ~ 23 dB gain and 13 dBm P1dB**SPDT switch**



With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORINESS, QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA



PCB_3U_DDS.PrjPCB
DDS_OUT_channel.SchDoc

Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Check by -	-	-
Last Mod. -	17.09.2017	
File DDS_OUT_channel.SchDoc		
Print Date 17.09.2017 22:12:24		
Sheet 4 of 7		


Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ

Size A3 Rev -




With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.



Amplifier
~23 dB gain and 13 dBm P1dB

SPDT switch



NOT MOUNTED BY DEFAULT





Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



NOT MOUNTED BY DEFAULT





Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.



NOT MOUNTED BY DEFAULT







Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1 for applicable conditions.







Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document	Designer G.K.	Drawn by G.K.	XX/XX/XXXX
Cannot open file D:\Dropbox\DESIGN\SMTCA projects\SI	Check by -	Last Mod. -	17.09.2017
		File CLK_INPUT.SchDoc	
		Print Date 17.09.2017 22:12:27	Sheet 6 of 7
		Warsaw University of Technology ISE Nowowiejska 15/19	Size A3 Rev -

PCB_3U_DDS.PjPCB CLK_INPUT.SchDoc

ARTIQ



Project/Equipment	ARTIQ/SINARA			
Document	PCB_3U_DDS.PrtPCB CTRL_LOGIC.SchDoc	Designer	G.K.	
Cannot open file		Drawn by	G.K.	XX/XX/XXXX
D:\Dropbox\DESIGN\SMTCAs\SI		Check by	-	
		Last Mod.	-	17.09.2017
		File	CTRL_LOGIC.SchDoc	
		Print Date	17.09.2017 22:12:27	Sheet 7 of 7
	Warsaw University of Technology Nowowiejska 15/19	ISE		Size A3 Rev -
			ARTIQ	



3U DDS rev 1.0 WUT ISE 2017

