



XC7A100T-2FGG484C


Pins are set for master serial configuration




XC7A100T-2FGG484C






XC7A100T-2FGG484C




XC7A100T-2FGG484C



XC7A100T-2FGG484C



Project/Equipment ARTIQ/SINARA



PCB_3U_Kasli.PrjPCB
FPGA.schdoc

Designer G.K.	
Drawn by G.K.	
Check by -	
Last Mod. -	02.07.2017
File FPGA.schdoc	
Print Date 02.07.2017 19:48:50	
Sheet 2 of 12	
Size A3	-

Rev -









5


A3

-

5

A





A

B

C

D

E


A


B


C


D

E









A

B

C

D

E


A

B

C

D

E



Project/Equipment ARTIQ/SINARA



Document


Rev

**PCB_3U_Kasli.PrjPCB
SFP.SchDoc**

 Warsaw University of Technology ISE
 Nowowiejska 15/19


Designer G.K.	
Drawn by G.K.	
Check by -	XX/XX/XXXX
Last Mod. -	-
File SFP.SchDoc	02.07.2017
Print Date 02.07.2017 19:48:54	Sheet 9 of 12
	Size A3 Rev -

ARTIQ




A


A



A



B



C

D

Title		
Size	Number	Revision
A3		
Date: 02.07.2017	Sheet of	
File: D:\Dropbox\..\USB_IFC.SchDoc		Drawn By:

