








Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB TOP.SchDoc
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Designer G.K. Drawn by G.K. Check by - Last Mod. - 06.11.2017
	File TOP.SchDoc
	Print Date 06.11.2017 20:05:46
	Sheet 1 of 12
	Warsaw University of Technology ISE Nowowiejska 15/19
	ARTIQ







Project/Equipment		ARTIQ/SINARA		
Document	Comments	Designer	Drawn by	Date
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI		G.K.	XX/XX/XXXX	
	Check...	-	-	
	Last Mod...	-	29.08.2017	
	File	IDC_EXT_Connectors.SchDoc		
	Print Date	06.11.2017 20:05:47	Sheet	3 of 12
	Warsaw University of Technology ISE Nowowiejska 15/19		Size	A3
			Rev	-

PCB_3U_Kasli.PrjPCB IDC_EXT_Connectors.SchDoc








Project/Equipment	ARTIQ/SINARA
Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File ClockRecovery.SchDoc Print Date 06.11.2017 20:05:48
Cannot open file D:\Dropbox\DESIGN\SMTCA_projects\SI	XX/XX/XXXX - 06.11.2017
	Warsaw University of Technology ISE Nowowiejska 15/19
	Sheet 6 of 12
	Size A3 Rev -

PCB_3U_Kasli.PrjPCB
ClockRecovery.SchDoc




Project/Equipment		ARTIQ/SINARA
Document	Designer	G.K.
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Drawn by	XX/XX/XXXX
	Last Mod.	-
	File	BackplaneConnector.SchDoc
	Print Date	06.11.2017 20:05:48
	Sheet	7 of 12
	Size	A3
	Rev	-

PCB_3U_Kasli.PrjPCB
BackplaneConnector.SchDoc

Warsaw University of Technology ISE Nowowiejska 15/19

ARTIQ




Project/Equipment		ARTIQ/SINARA	
Document	Design	Drawn by	Date
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	G.K.	G.K.	XX/XX/XXXX
		Check by	-
		Last Mod.	06.11.2017
		File	FPGA_SDRAM.SchDoc
		Print Date	06.11.2017 20:05:48
		Sheet	8 of 12
		Size	A3
		Rev	-


PCB_3U_Kasli.PrjPCB
FPGA_SDRAM.SchDoc

Warsaw University of Technology ISE Nowowiejska 15/19


ARTIQ



Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB SFP.SchDoc
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	Designer G.K. Drawn by G.K. Check by - Last Mod. - File SFP.SchDoc Print Date 06.11.2017 20:05:49
	XX/XX/XXXX - 22.10.2017 Sheet 9 of 12
	Warsaw University of Technology ISE Nowowiejska 15/19
	ARTIQ
	Size A3 Rev -



Project/Equipment	ARTIQ/SINARA
Document	Designer G.K. Drawn by G.K. Check by - Last Mod. - File FPGAGTP.SchDoc Print Date 06.11.2017 20:05:49
Cannot open file D:\Dropbox\DESIGN\SMTCAs\projects\SI	XX/XX/XXXX - 30.10.2017 Warsaw University of Technology ISE Nowowiejska 15/19
PCB_3U_Kasli.PrjPCB FPGAGTP.SchDoc	Sheet 10 of 12
Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ



Project/Equipment	ARTIQ/SINARA
Document	PCB_3U_Kasli.PrjPCB FPGA_I2C.SchDoc
Designer	G.K.
Drawn by	G.K.
Check by	XX/XX/XXXX
Last Mod.	-
File	FPGA_I2C.SchDoc
Print Date	06.11.2017 20:05:49
Sheet	11 of 12
Warsaw University of Technology ISE Nowowiejska 15/19	ARTIQ
Size	A3
Rev	-

