

4bit Comparator

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_comparator_4bit;
4     reg [3:0] a,b;
5     wire lt,gt,eq;
6
7     comparator_4bit uut(a,b,lt,gt,eq);
8
9     initial begin
10         $dumpfile("comparator.vcd");
11         $dumpvars(0,tb_comparator_4bit);
12
13         $monitor("Time=%0t | a=%b b=%b | lt=%b
14 gt=%b eq=%b", $time,a,b,lt,gt,eq);
15
16         a=4'b0001; b=4'b0010;#10;
17         a=4'b1001; b=4'b0101;#10;
18         a=4'b1111; b=4'b1111;#10;
19         a=4'b1110; b=4'b0001;#10;
20         a=4'b1010; b=4'b1110;#10;
21         $finish;
22     end
23 endmodule
24
```

```
1 // Code your design here
2 module comparator_4bit(a, b, lt, gt, eq);
3     input [3:0] a,b;
4     output lt,gt,eq;
5
6     assign lt= (a<b);
7     assign gt= (a>b);
8     assign eq= (a==b);
9 endmodule
10
```

Output:

Time=0 | a=0001 b=0010 | lt=1 gt=0 eq=0


Time=10 | a=1001 b=0101 | lt=0 gt=1 eq=0

Time=20 | a=1111 b=1111 | lt=0 gt=0 eq=1

Time=30 | a=1110 b=0001 | lt=0 gt=1 eq=0

Time=40 | a=1010 b=1110 | lt=1 gt=0 eq=0

Waveform:



D Flip flop


```
1 // Code your testbench here
2 // or browse Examples
3 module tb_d_ff;
4     reg d,clk;
5     wire q;
6
7     d_ff uut(d,clk,q);
8
9     initial begin
10         $dumpfile("dff.vcd");
11         $dumpvars(0,tb_d_ff);
12         $monitor("Time=%0t | d=%b clk=%b
13 q=%b", $time,d,clk,q);
14
15         clk = 0; forever #5 clk = ~clk;
16     end
17
18     initial begin
19         d=0; #12;
20 d=1; #10;
21 d=0; #10;
22 d=1; #10;
23         #10 $finish;
24     end
25 endmodule
```

```
1 // Code your design here
2 module d_ff(input d,clk, output reg q);
3     always @(posedge clk)
4         q <=d;
5 endmodule
6
```

Output:

Time=0 | d=0 clk=0 q=x
Time=5 | d=0 clk=1 q=0
Time=10 | d=0 clk=0 q=0
Time=12 | d=1 clk=0 q=0
Time=15 | d=1 clk=1 q=1
Time=20 | d=1 clk=0 q=1
Time=22 | d=0 clk=0 q=1
Time=25 | d=0 clk=1 q=0
Time=30 | d=0 clk=0 q=0
Time=32 | d=1 clk=0 q=0
Time=35 | d=1 clk=1 q=1
Time=40 | d=1 clk=0 q=1
Time=45 | d=1 clk=1 q=1
Time=50 | d=1 clk=0 q=1

Waveform:



T flip flop


```
2 // or browse Examples
3
4 module tb_t_ff;
5     reg t,clk;
6     wire q;
7
8     t_ff uut(t,clk, q);
9
10    initial begin
11        $dumpfile("tff.vcd");
12        $dumpvars(0,tb_t_ff);
13        $monitor("Time=%0t | t=%b clk=%b
14        q=%b", $time,t,clk,q);
15
16        clk = 0; forever #2 clk =~clk;
17    end
18
19    initial begin
20        t=0; #5;
21        t=0; #10;
22        t=1; #15;
23        #10 $finish;
24    end
25 endmodule
```

```
1 // Code your design here
2 module t_ff(input t,clk,output reg q);
3     always @(posedge clk)
4         if (t)q <=~q;
5 endmodule
```

Output:

Time=0 | t=0 clk=0 q=x
Time=2 | t=1 clk=1 q=x
Time=4 | t=1 clk=0 q=x
Time=6 | t=1 clk=1 q=x
Time=7 | t=0 clk=1 q=x
Time=8 | t=0 clk=0 q=x
Time=10 | t=0 clk=1 q=x
Time=12 | t=0 clk=0 q=x
Time=14 | t=0 clk=1 q=x
Time=16 | t=0 clk=0 q=x
Time=17 | t=1 clk=0 q=x
Time=18 | t=1 clk=1 q=x
Time=20 | t=1 clk=0 q=x

Waveform:



SR flip flop


```
2 // or browse Examples
3
4 module tb_sr_ff;
5     reg s,r,clk;
6     wire q;
7
8     sr_ff uut(s,r,clk, q);
9
10    initial begin
11        $dumpfile("srff.vcd");
12        $dumpvars(0,tb_sr_ff);
13        $monitor("Time=%0t | s=%b r=%b clk=%b
14        q=%b", $time,s,r,clk, q);
15
16        clk=0; forever #5 clk=~clk;
17    end
18
19    initial begin
20        s=0;r=0;#12;
21        s=1;r=0;#10;
22        s=0;r=1;#10;
23        s=1;r=1;#10; // invalid
24        #10 $finish;
25    end
26 endmodule
```

```
1 // Code your design here
2 module sr_ff(input s, r,input clk, output
3 reg q);
4     always @(posedge clk) begin
5         if(s & ~r) q<=1;
6         else if(~s & r) q<=0;
7     end
8 endmodule
```

Output:

Time=0 | s=0 r=0 clk=0 q=x
Time=5 | s=0 r=0 clk=1 q=x
Time=10 | s=0 r=0 clk=0 q=x
Time=12 | s=1 r=0 clk=0 q=x
Time=15 | s=1 r=0 clk=1 q=1
Time=20 | s=1 r=0 clk=0 q=1
Time=22 | s=0 r=1 clk=0 q=1
Time=25 | s=0 r=1 clk=1 q=0
Time=30 | s=0 r=1 clk=0 q=0
Time=32 | s=1 r=1 clk=0 q=0
Time=35 | s=1 r=1 clk=1 q=0
Time=40 | s=1 r=1 clk=0 q=0
Time=45 | s=1 r=1 clk=1 q=0
Time=50 | s=1 r=1 clk=0 q=0

Waveform:



JK flip flop


```
1 // Code your testbench here
2 // or browse Examples
3
4 module tb_jk_ff;
5     reg j,k,clk;
6     wire q;
7
8     jk_ff uut(j,k,clk, q);
9
10    initial begin
11        $dumpfile("jkff.vcd");
12        $dumpvars(0,tb_jk_ff);
13        $monitor("Time=%0t | j=%b k=%b clk=%b
14        q=%b", $time ,j,k,clk,q);
15
16        clk=0; forever #5 clk=~clk;
17    end
18
19    initial begin
20        j=0;k=0;#10;
21        j=1;k=0;#10;
22        j=0;k=1;#10;
23        j=1;k=1;#20;
24
25        #10 $finish;
26    end
27 endmodule
```

```
1 // Code your design here
2 module jk_ff(input j,k, clk, output reg
3 q);
4     always @(posedge clk)begin
5         if(j &~k) q <= 1;
6         else if(~j &k)q <=0;
7         else if(j &k)q <=~q;
8     end
9 endmodule
```

Output:

Time=0 | j=0 k=0 clk=0 q=x
Time=5 | j=0 k=0 clk=1 q=x
Time=10 | j=1 k=0 clk=0 q=x
Time=15 | j=1 k=0 clk=1 q=1
Time=20 | j=0 k=1 clk=0 q=1
Time=25 | j=0 k=1 clk=1 q=0
Time=30 | j=1 k=1 clk=0 q=0
Time=35 | j=1 k=1 clk=1 q=1
Time=40 | j=1 k=1 clk=0 q=1
Time=45 | j=1 k=1 clk=1 q=0
Time=50 | j=1 k=1 clk=0 q=0
Time=55 | j=1 k=1 clk=1 q=1

Waveform:



D latch


```
1 // Code your testbench here
2 // or browse Examples
3 module tb_d_latch;
4     reg d,en;
5     wire q;
6
7     d_latch uut(d,en ,q);
8
9     initial begin
10         $dumpfile("dlatch.vcd");
11         $dumpvars(0,tb_d_latch);
12         $monitor("Time=%0t | d=%b en=%b q=%b",
13             $time, d,en,q);
14
15         d=0; en=0;#10;
16         d=1; en=1;#10;
17         d=0; en=1;#10;
18         d=1; en=0;#10;
19         #10 $finish;
20     end
21 endmodule
```

```
1 // Code your design here
2 module d_latch(input d,en,output reg q);
3     always @(*) begin
4         if(en)q=d;
5     end
6 endmodule
7
```

Output:

Time=0 | d=0 en=0 q=x
Time=10 | d=1 en=1 q=1
Time=20 | d=0 en=1 q=0
Time=30 | d=1 en=0 q=0

Waveform:



JK latch

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_jk_latch;
4     reg j,k,en;
5     wire q;
6
7     jk_latch uut(j,k,en,q);
8
9     initial begin
10         $dumpfile("jklatch.vcd");
11         $dumpvars(0,tb_jk_latch);
12         $monitor("Time=%0t | j=%b k=%b en=%b
13 q=%b", $time, j,k,en, q);
14
15         j=0;k=0;en=0;#10;
16         j=1;k=0;en=1;#10;
17         j=0;k=1;en=1;#10;
18         j=1;k=1;en=1;#20;
19         #10 $finish;
20     end
21 endmodule
```

```
1 // Code your design here
2 module jk_latch(input j, k, en,output reg
3 q);
4     always @(*) begin
5         if(en) begin
6             if(j & ~k) q=1;
7             else if(~j & k)q=0;
8             else if(j & k)q=~q;
9         end
10    end
11 endmodule
```

Output:

Time=0 | j=0 k=0 en=0 q=x

Time=10 | j=1 k=0 en=1 q=1

Time=20 | j=0 k=1 en=1 q=0

Time=30 | j=1 k=1 en=1 q=1

Waveform:

