

4-Bit Up counter


```
1 // Code your testbench here
2 // or browse Examples
3 module tb_up_counter;
4     reg clk,reset;
5     wire[3:0]count;
6
7     up_counter uut
8     (.clk(clk),.reset(reset),.count(count));
9
10    initial begin
11        $dumpfile("up_counter.vcd");
12        $dumpvars(0,tb_up_counter);
13        $monitor("Time=%0t | Reset=%b |
14        Count=%b", $time,reset,count);
15
16        clk=0; reset=1;
17        #5 reset=0;
18        #100 $finish;
19    end
20
21    always #5 clk=~clk;
22 endmodule
```

```
1 // Code your design here
2 module up_counter (
3     input clk,reset,
4     output reg[3:0]count
5 );
6     always @(posedge clk or posedge
7     reset) begin
8         if(reset)
9             count<=4'b0000;
10        else
11            count<=count+1;
12    end
13 endmodule
```

Output:

Time=0 | Reset=1 | Count=0000
Time=5 | Reset=0 | Count=0001
Time=15 | Reset=0 | Count=0010
Time=25 | Reset=0 | Count=0011
Time=35 | Reset=0 | Count=0100
Time=45 | Reset=0 | Count=0101
Time=55 | Reset=0 | Count=0110
Time=65 | Reset=0 | Count=0111
Time=75 | Reset=0 | Count=1000
Time=85 | Reset=0 | Count=1001
Time=95 | Reset=0 | Count=1010

Waveform:



4-Bit Down counter


```
1 // Code your testbench here
2 // or browse Examples
3 module tb_down_counter;
4     reg clk,reset;
5     wire[3:0]count;
6
7     down_counter uut (.clk(clk),
8 .reset(reset),.count(count));
9
10    initial begin
11        $dumpfile("down_counter.vcd");
12        $dumpvars(0,tb_down_counter);
13        $monitor("Time=%0t | Reset=%b |
14 Count=%b", $time,reset,count);
15
16        clk=0;reset=1;
17        #5 reset=0;
18        #100 $finish;
19    end
20    always #5 clk=~clk;
21 endmodule
```

```
1 // Code your design here
2 module down_counter (
3     input clk,reset,
4     output reg[3:0]count
5 );
6     always @(posedge clk or posedge
7 reset) begin
8         if (reset)
9             count<=4'b1111;
10        else
11            count<=count-1;
12    end
13 endmodule
```

Output:

Time=0 | Reset=1 | Count=1111
Time=5 | Reset=0 | Count=1110
Time=15 | Reset=0 | Count=1101
Time=25 | Reset=0 | Count=1100
Time=35 | Reset=0 | Count=1011
Time=45 | Reset=0 | Count=1010
Time=55 | Reset=0 | Count=1001
Time=65 | Reset=0 | Count=1000
Time=75 | Reset=0 | Count=0111
Time=85 | Reset=0 | Count=0110
Time=95 | Reset=0 | Count=0101

Waveform:



Up/down counter


```
1 // Code your testbench here
2 // or browse Examples
3 module tb_up_down_counter;
4     reg clk,reset,mode;
5     wire[3:0]count;
6
7     up_down_counter uut (.clk(clk),
8 .reset(reset), .mode(mode),
9 .count(count));
10
11     initial begin
12         $dumpfile("up_down_counter.vcd");
13         $dumpvars(0,tb_up_down_counter);
14         $monitor("Time=%0t | Mode=%b |
15 Count=%b", $time,mode,count);
16
17         clk=0; reset=1; mode=0;
18         #5 reset= 0;
19         #50 mode=1;
20         #50 $finish;
21     end
22
23     always #5 clk=~clk;
24 endmodule
```

```
1 // Code your design here
2 module up_down_counter (
3     input clk,reset,mode,
4     output reg[3:0]count
5 );
6     always @(posedge clk or posedge
7 reset) begin
8         if (reset)
9             count<=4'b0000;
10        else if (mode)
11            count<=count-1; // down
12        else
13            count<=count+1; // up
14    end
15 endmodule
```

Output:

Time=0 | Mode=0 | Count=0000
Time=5 | Mode=0 | Count=0001
Time=15 | Mode=0 | Count=0010
Time=25 | Mode=0 | Count=0011
Time=35 | Mode=0 | Count=0100
Time=45 | Mode=0 | Count=0101
Time=55 | Mode=1 | Count=0100
Time=65 | Mode=1 | Count=0011
Time=75 | Mode=1 | Count=0010
Time=85 | Mode=1 | Count=0001
Time=95 | Mode=1 | Count=0000

Waveform:



Modulo 10 counter

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_mod10_counter;
4     reg clk,reset;
5     wire [3:0]count;
6
7     mod10_counter uut (.clk(clk),
8 .reset(reset),.count(count));
9
10    initial begin
11        $dumpfile("mod10_counter.vcd");
12        $dumpvars(0,tb_mod10_counter);
13        $monitor("Time=%0t | Count=%d",
14 $time, count);
15
16        clk =0;reset= 1;
17        #5 reset=0;
18        #120 $finish;
19    end
20    always #5 clk=~clk;
21 endmodule
```

```
1 // Code your design here
2 module mod10_counter (
3     input clk,reset,
4     output reg[3:0]count
5 );
6     always @(posedge clk or posedge
7 reset) begin
8         if (reset)
9             count<=4'b0000;
10        else if (count==9)
11            count<=4'b0000;
12        else
13            count<=count+1;
14    end
15 endmodule
```

Output:

Time=0 | Count= 0
Time=5 | Count= 1
Time=15 | Count= 2
Time=25 | Count= 3
Time=35 | Count= 4
Time=45 | Count= 5
Time=55 | Count= 6
Time=65 | Count= 7
Time=75 | Count= 8
Time=85 | Count= 9
Time=95 | Count= 0
Time=105 | Count= 1
Time=115 | Count= 2

Ring counter

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_ring_counter;
4     reg clk,reset;
5     wire [3:0]q;
6
7     ring_counter uut (.clk(clk),
8 .reset(reset),.q(q));
9
10    initial begin
11        $dumpfile("ring_counter.vcd");
12        $dumpvars(0,tb_ring_counter);
13        $monitor("Time=%0t | Q=%b", $time,
14 q);
15
16        clk=0;reset=1;
17        #5 reset=0;
18        #80 $finish;
19    end
20    always #5 clk =~clk;
21 endmodule
```

```
1 // Code your design here
2 module ring_counter (
3     input clk,reset,
4     output reg[3:0]q
5 );
6     always @(posedge clk or posedge
7 reset) begin
8         if (reset)
9             q<=4'b0001;
10        else
11            q <={q[2:0],q[3]};
12    end
13 endmodule
```

Output:

Time=0 | Q=0001
Time=5 | Q=0010
Time=15 | Q=0100
Time=25 | Q=1000
Time=35 | Q=0001
Time=45 | Q=0010
Time=55 | Q=0100
Time=65 | Q=1000
Time=75 | Q=0001

Johnson counter

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_johnson_counter;
4     reg clk,reset;
5     wire [3:0]q;
6
7     johnson_counter uut (.clk(clk),
8 .reset(reset),.q(q));
9
10    initial begin
11        $dumpfile("johnson_counter.vcd");
12        $dumpvars(0,tb_johnson_counter);
13        $monitor("Time=%0t | Q=%b", $time,
14 q);
15
16        clk=0;reset=1;
17        #5 reset=0;
18        #100 $finish;
19    end
20    always #5 clk=~clk;
21 endmodule
```

```
3     input clk,reset,
4     output reg [3:0]q
5 );
6     always @(posedge clk or posedge
7 reset) begin
8         if(reset)
9             q<=4'b0000;
10        else
11            q<={~q[0],q[3:1]}; // fe
12    end
13 endmodule
```

Output:

Time=0 | Q=0000

Time=5 | Q=1000

Time=15 | Q=1100

Time=25 | Q=1110

Time=35 | Q=1111

Time=45 | Q=0111

Time=55 | Q=0011

Time=65 | Q=0001

Time=75 | Q=0000

Time=85 | Q=1000


Time=95 | Q=1100

Ripple counter

```
1 // Code your testbench here
2 // or browse Examples
3 module tb_ripple_counter;
4     reg clk,reset;
5     wire [3:0]q;
6
7     ripple_counter uut (.clk(clk),
8 .reset(reset),.q(q));
9
10    initial begin
11        $dumpfile("ripple_counter.vcd");
12        $dumpvars(0,tb_ripple_counter);
13        $monitor("Time=%0t | Q=%b", $time,
14 q);
15
16        clk = 0;reset=1;
17        #5 reset=0;
18        #200 $finish;
19    end
20    always #5 clk =~clk;
21 endmodule
```

```
1 // Code your design here
2 module ripple_counter (
3     input clk,reset,
4     output [3:0]q
5 );
6     reg [3:0]q_int;
7     assign q=q_int;
8
9     always @(posedge clk or posedge
10 reset) begin
11         if(reset)
12             q_int[0]<=0;
13         else
14             q_int[0]<=~q_int[0];
15     end
16
17     always @(negedge q_int[0] or posedge
18 reset) begin
19         if (reset)
20             q_int[1]<=0;
21         else
22             q_int[1]<=~q_int[1];
23     end
24
25     always @(negedge q_int[1] or posedge
26 reset)begin
27         if(reset)
28             q_int[2]<=0;
29         else
30             q_int[2]<=~q_int[2];
31     end
32
33     always @(negedge q_int[2] or posedge
34 reset) begin
35         if (reset)
36             q_int[3]<=0;
37         else
38             q_int[3]<=~q_int[3];
39     end
40 endmodule
```

Waveform:



Output:

Time=45 | Q=0101
Time=55 | Q=0110
Time=65 | Q=0111
Time=75 | Q=1000
Time=85 | Q=1001
Time=95 | Q=1010
Time=105 | Q=1011
Time=115 | Q=1100
Time=125 | Q=1101
Time=135 | Q=1110
Time=145 | Q=1111
Time=155 | Q=0000
Time=165 | Q=0001
Time=175 | Q=0010
Time=185 | Q=0011
Time=195 | Q=0100