

# CS330: Operating Systems

Virtual memory: Paging


## Recap: Segmentation






- Extension of the scheme for translation ar address space granularity
- Base-limit register pairs per segment

### Recap: Segmentation in reality



- Descriptor table register (DTR) is used to access the descriptor table
- # of descriptors depends on architecture
- Separate descriptors used for user and kernel mode

#### Recap: Segmentation in reality




- Qn1: Can the OS address space be organized as split-mode addressing?
- Qn2: When OS uses a separate address space, how to access user addresses?

## **Paging**

- Paging addresses the following issues with segmentation
  - External fragmentation caused due to variable sized segments
  - No support for discontinuous/sparse mapping
- The idea of paging
  - Partition the address space into fixed sized blocks (call it pages)
  - Physical memory partitioned in a similar way (call it page frames)
  - OS creates a mapping between *page* to *page frame*
  - H/W uses the mapping to translate VA to PA

# Paging example (pages)




Page 125
Page 126
Page 127


32KB

Process address space

- Virtual address size = 32KB, Page size = 256 bytes
- Address length = 15 bits  $\{0x0 0x7FFF\}$
- # of pages = 128




Example: For Virtual address 0x0510, Page
 number = 5, offset = 16



Example mapping: page  $0 \Rightarrow PFN 1$ , page  $2 \Rightarrow PFN 2$  and so on

## Paging example (page table walk)


```
Page 0
                                                                              PFN 0
                        PTW (vaddr V, PTable P)
  256
           Page 1
                                                                              PFN 1
                        // Input: Virtual address, Page table
  512
           Page 2
                                                                              PFN 2
                        // Returns physical address
  768
           Page 3
                                                                              PFN 3
1024
                                                                              PFN 4
                          Entry = P[V >> 8];
                          if (Entry.present)
          Page 125
                                                                             PFN 253
                             return (Entry. PFN << 8) + (V & oxFF);
          Page 126
                                                                             PFN 254
                           Raise PageFault;
          Page 127
                                                                             PFN 255
32KB
                                                                               DRAM
        Process address
            space
```




0x3F0

# Paging example (page table walk)

space




## Paging example (structure of an example PTE)





- PFN occupies a significant portion of PTE entry (8 bits in this example)
  - Present bit,  $1 \Rightarrow$  entry is valid
  - Write bit,  $1 \Rightarrow$  Write allowed


  - Accessed bit,  $1 \Rightarrow$  Address accessed (set by H/W during walk)
  - Dirty bit,  $1 \Rightarrow$  Address written (set by H/W during walk)
  - $\mathbf{x}$  Execute bit,  $1 \Rightarrow$  Instruction fetch allowed for this page
  - Reserved/unused bits

# Paging example (Page table entries)











space





**PFN 253** 

**PFN 254** 

**64KB** 

- Code: Page 0 (Read and Execute)
  Data: Page 2 and Page 3 (Read and Write)
  - Stack: Page 127 (Read and Write)


## Paging example (page table walk)

- Where is the page table stored?
- Page table is stored in RAM. Page table base register (CR3 in X86) contains the address
- What is the structure of the PTE?
- Apart from the PFN, it contains access permissions and flags
- What is the maximum physical memory size supported?
- For this example, 8-bits can be used to specify 256 page frames. Maximum RAM size = 256 \* 256 = 64KB

### Paging: one level of page table may not be feasible!

- Consider a 32-bit address space (=4GB)
- What should be the page size for this system?
- Large page size results in *internal fragmentation*
- Assuming page size = 4KB, How many entries are required in a one-level paging system? (2<sup>20</sup> entries)
- Not possible to hold 2<sup>20</sup> entries in a single page
- Therefore, multi-level page tables are used in modern systems

### Two-level page tables (32-bit virtual address)



- Two-level page table
  - Level-1 page table contains entries pointing to Level-2 page table structures
- Level-2 entry contains PFN along with flags