



**Department of Electronics and Communication
Engineering, Nirma University, Ahmedabad, Gujarat**

**TESTING AND VERIFICATION OF DIGITAL
CIRCUITS**

Assignment Report

DESIGN AND VERIFICATION OF AMBA-AHB PROTOCOL

By: Palash Singh (22BEC081)

E-mail: 22bec081@nirmauni.ac.in

TABLE OF CONTENTS

- 1. Abstract**
- 2. Introduction**
- 3. AHB-Lite Protocol Overview**
- 4. Testbench Architecture**
- 5. Assertions**
- 6. Coverage**
- 7. Results**
- 8. RTL AND DEVICE REPORTS**
- 9. Conclusion**
- 10. References**

1. Abstract

This project focuses on the functional verification of the AMBA AHB-Lite protocol using the Universal Verification Methodology (UVM) within the Xilinx Vivado simulation environment. The verification environment was developed for a single master and multiple slave configuration supporting burst types such as single, incrementing, and wrapping. A SystemVerilog-based layered UVM testbench was designed, incorporating components like driver, sequencer, monitor, scoreboard, and agent. Assertions were written to enforce protocol compliance, while functional coverage metrics ensured comprehensive stimulus validation. The entire verification flow, including waveform analysis and simulation, was successfully executed using Vivado, demonstrating that robust UVM-based verification can be achieved even outside traditional EDA toolchains like Xcelium or Questa.

2. INTRODUCTION

2.1 Background and Motivation

With increasing integration of IP blocks in modern SoCs (System-on-Chips), reliable and standardized communication protocols have become essential. AMBA AHB-Lite (Advanced High-performance Bus – Lite) is a widely adopted on-chip interconnect protocol developed by ARM. It supports pipelined bus transactions with high throughput while offering simplicity for single-master systems.

However, even with well-defined protocols, design bugs are common due to the complexity of burst transfers, arbitration, wait states, and timing dependencies. Functional verification becomes critical to validate that the system behaves according to the protocol specification under all valid and edge-case scenarios.

2.2 Why UVM for Verification

The Universal Verification Methodology (UVM) is an open-standard SystemVerilog framework designed to improve verification quality, reuse, and productivity. UVM enables the creation of reusable verification components like drivers, monitors, and scoreboards, which significantly reduce manual effort when verifying complex protocols like AHB-Lite.

Traditionally, UVM testbenches are developed and executed in advanced simulators like Cadence Xcelium or Mentor Questa. However, this project successfully implements UVM-based verification within the **Vivado simulation environment**, which is less commonly used for UVM but offers a powerful and accessible platform, especially in academic settings. This showcases that even within Vivado, high-quality verification using UVM, assertions, and coverage is achievable.

2.3 Objective

The primary objective of this project is to design a functional verification environment for the AMBA AHB-Lite protocol using UVM in Vivado. Specifically, the project aims to:

- Develop Verilog RTL for a single-master, multi-slave AHB-Lite system supporting **single**,

incrementing, and wrapping burst transfers

- Create a layered UVM testbench including sequencer, driver, monitor, and scoreboard
- Verify protocol correctness using **SystemVerilog assertions**
- Ensure test coverage using **functional coverage models**
- Run and debug the complete simulation and waveform analysis within Vivado

3. AHB-Lite Protocol Overview

The AMBA AHB-Lite protocol is a simplified subset of the AMBA AHB (Advanced High-performance Bus) protocol, designed primarily for single-master systems. It offers high-performance, pipelined data transfer capabilities between a master and multiple slaves, making it ideal for embedded processors, memory interfaces, and peripheral controllers.

3.1 Key Features

- **Single master only:** AHB-Lite supports only one master, eliminating the need for arbitration logic.
- **Pipelined operation:** The address and control phase of a transfer overlaps with the data phase of the previous transfer, improving throughput.
- **Burst transfers:** Supports various burst types like **single**, **incrementing**, and **wrapping**.
- **Wait states:** Slaves can insert wait states using the HREADY signal.
- **Error response:** Slaves can signal errors using the HRESP signal.

3.2 Signal Description

Signal Name	Direction	Width	Description
clk	Input	1	System clock
rst	Input	1	Active-high synchronous reset
start	Input	1	Trigger signal to initiate a transaction
i_haddr	Input	32	Address of the transaction from master
i_hwrite	Input	1	Write enable: 1 = write, 0 = read
i_hsize	Input	3	Transfer size (byte/halfword/word)
i_hwdata	Input	32	Write data from master to slave
i_hburst	Input	3	Burst type: single/increment/wrap
o_hrdata	Output (wire)	32	Read data from slave to master

Signal Name	Direction	Width	Description
m_hready	Internal wire	1	Indicates if slave is ready for next transfer

3.3 Transfer Types

The HTRANS signal indicates the type of the current transfer:


- IDLE: No transfer
- NONSEQ: First transfer of a burst
- SEQ: Continuation of a burst

3.4 Burst Types

Burst Type	HBURST Value	Description
SINGLE	3'b000	Single transfer
INCR	3'b001	Sequential burst with linear increment
WRAP4	3'b010	4-beat burst with address wrapping
INCR4	3'b011	4-beat linear increment burst
Others	Assigned appropriate Values in the design	WRAP8, INCR8, WRAP16, etc. (optional in AHB-Lite)

3.5 Design Architecture

For a single master slave architecture there is no need for any other component than just master slave modules but for multi slave architecture we need interconnect to connect the single master to multi slave



4. Testbench Architecture

4.1 Interface and DUT Connectivity

The testbench interacts with the DUT using a SystemVerilog interface called `ahb_top_i`. This interface encapsulates all necessary signals such as `clk`, `rst`, `i_haddr`, `i_hwdata`, `i_hwrite`, `i_hsize`, `i_hburst`, and `o_hrdata`. Inside the testbench, this interface is accessed using a virtual interface, which allows UVM components like the driver and monitor to control or observe the DUT signals without hard-wiring them.

4.2 Sequence and Sequencer

The sequencer is responsible for generating high-level transaction objects that define the behavior of each AHB-Lite transfer. Sequences such as single reads, single writes, incrementing bursts, and wrapping bursts along with error sequences are modeled using custom `uvm_sequence` classes. These sequences are randomized or written explicitly to simulate a wide variety of scenarios.

4.3 Driver

The driver converts the high-level sequence items into pin-level signal activity. It drives the interface signals according to AHB-Lite timing and handshake rules. This includes asserting valid address, control, and data signals during each transfer, as well as waiting for `HREADY` to proceed with the next transaction. The driver ensures proper pipelining behavior by aligning address and data phases across clock cycles.

4.4 Monitor

The monitor passively observes signal activity on the interface. It listens to the DUT's inputs and outputs and reconstructs meaningful transactions from the pin-level signal changes. These reconstructed transactions are sent to both the scoreboard and coverage components. The monitor does not influence the DUT directly but plays a critical role in validation and analysis.

4.5 Scoreboard

The scoreboard checks functional correctness by comparing the expected results of a transaction with the actual outputs observed on the bus. For read transactions, it compares the HRDATA value against the expected data. For write transactions, it confirms that the correct address and data combination was applied. This helps identify protocol mismatches, data corruption, or logic bugs in the DUT.

4.6 Agent

The agent combines the sequencer, driver, and monitor into a single reusable verification unit. It can operate in active mode (generating and driving transactions) or passive mode (just monitoring). This modularity allows the same agent to be reused for both master and slave roles in extended testbenches. In this project, one active agent was used to drive and monitor the master-side transactions.

4.7 Environment

The environment is the top-level container that brings together the agent and scoreboard. It is responsible for configuring the components, establishing connections, and coordinating communication between them. It also acts as the central point for collecting functional coverage and protocol assertions, ensuring the testbench is scalable and maintainable.

4.8 Test and Simulation Control

The top-level UVM test class instantiates the environment and starts the testbench. It assigns the virtual interface, sets configuration parameters, and launches the appropriate sequence. This is the entry point for the simulation and can be customized to run different test scenarios such as basic reads, writes, burst operations, or error conditions.

5. Assertions

A separate module named `assertion_check` was created to validate protocol-level correctness using SystemVerilog Assertions (SVA). This module connects to the main DUT signals and ensures AHB-Lite protocol rules are enforced during simulation.

A total of **40 assertions** were implemented, categorized across the following aspects:

5.1 Functional Protocol Checks

Assertions verify reset conditions, signal behavior during transfers, valid transaction encoding, and write-read alignment. Examples include checks to ensure:

- Address and data are held stable during wait states
 - Write data is driven only when i_hwrite is high
 - o_hrdata is zero when start is low or reset is active
-

5.2 Burst and Size Validation

Assertions also check:

- Correct number of beats for each burst type (INCR, WRAP4, INCR8, etc.)
 - Address increment according to i_hsize
 - Address stability on invalid or aborted bursts
-

5.3 Pipelining and Wait-State Behavior

Assertions ensure proper pipelining by validating that the master:

- Holds values when HREADY is low
- Only proceeds to next transaction after the current one completes

These assertions were compiled and simulated within Vivado. Failing any assertion produces an error message during simulation, helping identify protocol bugs early.

6. Coverage

To measure the completeness of verification, a dedicated SystemVerilog **covergroup** named **cia** was written inside the monitor. This covergroup sampled transaction-level signals from the interface and ensured that all meaningful combinations of address, burst type, size, and data were exercised during simulation. The covergroup was triggered on every positive clock edge while reset was active.

6.1 Coverpoints

The following coverpoints were defined to track activity on protocol-relevant fields:

- start and rst signals to ensure testbench initialization and transaction triggering.
- i_haddr to track address range usage within [0:255].

- `i_hwrite` to distinguish between read and write operations.
 - `i_hsize` to capture byte, half-word, and word transfers.
 - `i_hwdata` to capture low and high data patterns.
 - `i_hburst` to record all AHB burst modes including single, incrementing, and wrapping bursts.
 - `m_hready` to observe wait-state behavior.
 - `o_hrdata` to confirm read response activity
-

6.2 Cross Coverage

Several cross coverage scenarios were created to ensure:

- Burst types are exercised only when `start` is high and the slave is ready.
- Illegal address accesses are filtered based on `start` and `m_hready`.
- Correct timing between valid transactions and handshake conditions (`start`, `m_hready`).
- Distinction between legal and illegal transaction attempts.

Crosses like `cross_illegal_burst`, `cross_legal_burst`, `cross_illegal_tx`, and `cross_legal_tx` provide deep insight into edge-case coverage and help verify robustness against invalid stimulus.

6.3 Sampling and Integration


The coverage was sampled in the monitor during the `run_phase`. A transaction object `tr` captured the necessary fields from the interface, and `cia.sample()` was called only when `reset` was active. This ensured only meaningful activity was recorded.

Overall, this coverage model provided confidence that the AHB-Lite protocol was exercised across functional, boundary, and illegal input conditions.

7. Results

The AHB-Lite bus design was successfully verified using a UVM-based testbench within the Vivado simulation environment. The results confirm both functional correctness and protocol compliance across various test scenarios and design configurations.

7.1 Functional Verification Results



7.2 Assertion Results

```

Time: 75 ns  Iteration: 2  Process: /tb/dut/assert_inst//tb/dut,
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)
Info: succ at time 85000
Time: 85 ns  Iteration: 2  Process: /tb/dut/assert_inst//tb/dut,
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)
Info: succ at time 105000
Time: 105 ns Iteration: 2  Process: /tb/dut/assert_inst//tb/dut,
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)
Info: succ at time 115000
Time: 115 ns Iteration: 2  Process: /tb/dut/assert_inst//tb/dut,
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)
Info: succ at time 125000
Time: 125 ns Iteration: 2  Process: /tb/dut/assert_inst//tb/dut,
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(414)
UVM_INFO C:/ahb_bus/AHB_Lite/AHB_Lite.srscs/sim_1/new/tb.sv(462)

```

Note: It is not possible to attach results of all assertions this is just to give a glimpse of how output will look like

7.3 Coverage Results

AMD

Dashboard Groups

Group Info : cvr

Score	Num Insts	Avg Insts Score	Weight	Goal	Merge Insts	Get Inst Crrg	Per Inst	Auto Bin Max	Print Missing	Comment
79.269	1	79.269	1	100	0	0	1	64	0	

Source File(s) : C:\ahb_bu\ahb_project\ahb_project\src\sim_1\src\tr_1.v

Group Instance(s) Info : 1 (Total)

Name (%)	Score	Weight	Goal	At Least	Auto Bin Max	Print Missing	Comment
cva	79.269	1	100	1	64	0	

Instance : cia

Instance info : cia

Score	Weight	Goal	At Least	Auto Bin Max	Print Missing	Is Initialized	Comment
79.269	1	100	1	64	0	1	

Instance Variable(s) Summary : cia

Cover Points	Category	Expected	Uncovered	Covered	Avg Percent
9	Variables	467	330	137	77.9948
6	Crosses	266	236	30	11.2782

Instance Cover Point(s) Details : cia

Name (%)	Expected	Uncovered	Covered	Percent (%)	Goal	Weight	At Least	Auto Bin Max	Comment
tr_rst	2	0	2	100	100	1	1	64	
tr_start	2	0	2	100	100	1	1	64	
tr_i_ha	256	215	41	16.0156	100	1	1	64	
tr_i_hv	2	0	2	100	100	1	1	64	
tr_i_hs	3	0	3	100	100	1	1	64	
tr_i_hv	128	84	44	34.375	100	1	1	64	
tr_i_hb	8	0	8	100	100	1	1	64	
tr_o_hv	64	31	33	51.5625	100	1	1	64	
tr_m_hv	2	0	2	100	100	1	1	64	

Instance Cross(es) Details : cia

Name (%)	Expected	Uncovered	Covered	Percent (%)	Goal	Weight	At Least	Comment
crosses_i	1	0	1	100	100	1	1	
crosses_j	0	0	0	0	100	1	1	
crosses_k	7	0	7	100	100	1	1	
crosses_l	256	236	20	8.125	100	1	1	

inst cia

☒ tr_rst ☒ tr_start ☒ tr_i_ha ☒ tr_i_hv ☒ tr_i_hs ☐ tr_i_hb ☐ tr_o_hv ☐ tr_m_hv ☐ crosses_legal_burst(crosses) ☐ crosses_legal_ready(crosses) ☐ crosses_legal_wait(crosses) ☐ crosses_legal_wait(crosses) ☐ crosses_legal_ready(crosses) ☐ crosses_legal_wait(crosses)

Summary of Cover Point - tr_rst

Category	Expected	Uncovered	Covered	Percent
User Defined Bin	2	0	2	100

User Generated Bias for Instance Cover Point - cia :: tr_rst

Covered bins +

Details of Instance Cover Point - cia :: tr_start

Summary of Cover Point - tr_start

Category	Expected	Uncovered	Covered	Percent
User Defined Bin	2	0	2	100

User Generated Bias for Instance Cover Point - cia :: tr_start

Covered bins +

Details of Instance Cover Point - cia :: tr_i_ha

Summary of Cover Point - tr_i_ha

Category	Expected	Uncovered	Covered	Percent
User Defined Bin	256	215	41	16.0156

User Generated Bias for Instance Cover Point - cia :: tr_i_ha

Uncovered bins +

Covered bins +

Details of Instance Cover Point - cia :: tr_i_hv

Summary of Cover Point - tr_i_hv

Category	Expected	Uncovered	Covered	Percent
User Defined Bin	2	0	2	100

User Generated Bias for Instance Cover Point - cia :: tr_i_hv

Covered bins +

Details of Instance Cover Point - cia :: tr_i_hs

Summary of Cover Point - tr_i_hs

Category	Expected	Uncovered	Covered	Percent
User Defined Bin	3	0	3	100

User Generated Bias for Instance Cover Point - cia :: tr_i_hs

Covered bins +

AMD

Dashboard Files Modules


Date	07/12/25 09:48:10 India Standard Time
User	singh
Version	Vivado Simulator Coverage Report 2024.2.0
Database Version	2024.2.0
Platform	windows
Report Directory	cReport1/codeCoverageReport
HDL	System Verilog
Code Coverage Type[s]	Statement Branch Condition Toggle

Code Coverage Summary

Total Files	Total Modules	Total Instances	Statement Coverage Score	Branch Coverage Score	Condition Coverage Score	Toggle Coverage Score
9	11	13	62.0277	29.4258	53.8288	0.73

8. RTL AND DEVICE REPORTS

8.1 RTL




8.2 POWER REPORT

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power:	4.334 W
Design Power Budget:	Not Specified
Process:	typical
Power Budget Margin:	N/A
Junction Temperature:	33.1°C

On-Chip Power



8.3 UTILIZATION

Resource	Utilization	Available	Utilization %
LUT	7806	134600	5.80
FF	25333	269200	9.41
IO	106	400	26.50



9. Conclusion

This project successfully demonstrated the functional verification of an AHB-Lite system using a UVM-based testbench implemented within Vivado. The verification environment included a layered architecture with a sequencer, driver, monitor, scoreboard, and assertions, all driven through a virtual interface.

Multiple test scenarios were executed to validate single transfers, burst operations, wait-state behavior, and error handling. Protocol correctness was enforced through a dedicated SystemVerilog assertion module, which included 40 unique properties covering both functional and timing aspects. All assertions passed without violation.

Functional coverage was collected using a custom covergroup embedded in the monitor. It confirmed that all valid transaction types, data widths, and burst modes were exercised. Cross coverage further ensured robustness by validating illegal and edge-case behaviors.

The overall verification flow confirmed the design's correctness and compliance with the AHB-Lite specification. The use of UVM, assertions, and coverage metrics ensured that the testbench was both scalable and reusable for future AMBA-based designs.

10. References

- AMBA AHB-Lite Protocol Specification**
ARM Limited, AMBA Specification v2.0, <https://developer.arm.com>
- Universal Verification Methodology (UVM) User Guide**
Accellera Systems Initiative, <https://accellera.org/downloads/standards/uvm>
- SystemVerilog Assertions Handbook**
Ben Cohen, Srinivasan Venkataramanan, et al.
"Using SystemVerilog for Formal and Assertion-Based Verification", 3rd Edition.

4. **Vivado Design Suite User Guide: Logic Simulation (UG900)**
Xilinx, 2023
<https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0002-vivado-design-suite.html>
5. **SystemVerilog for Verification: A Guide to Learning the Testbench Language Features**
Chris Spear, Greg Tumbush, Springer, 3rd Edition.
6. **Digital Design and Computer Architecture**
David Harris & Sarah Harris, 2nd Edition – Morgan Kaufmann.
7. **AHB Bus Functional Model (BFM) Examples and Tutorials**
Various online forums and documentation (EDA Playground, GitHub, StackExchange).