
Week 3 Review

a) How do you write the number 78 as an 8-bit binary number?




b) What is the two's complement of 01101101?

10010011

c) What is the sum of 01101101 and 01101101?

 $1101\overline{1010}$





• What groupings are in the K-map on the right?

	<u>C</u> . <u>D</u>	C · <u>D</u>	C ·D	<u>C</u> ∙D
$\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$	1	1	X	1
A·B	X	0	X	1
A·B	1	X	X	1
Ā·B	1	X	0	X

What logic equations do these groupings represent?

$$\overline{A} \cdot \overline{B} + \overline{C}$$





Step 1: What is the half adder logic equation?

$$\mathbf{C} = \mathbf{X} \cdot \mathbf{Y}$$
 $\mathbf{S} = \mathbf{X} \cdot \overline{\mathbf{Y}} + \overline{\mathbf{X}} \cdot \mathbf{Y}$ $= \mathbf{X} \oplus \mathbf{Y}$

Step 2: Equivalent Verilog components.

```
assign C = X & Y;
assign S = X & ~Y | ~X & Y;
```

Question #3 (cont'd)

Step 3: What is the complete Verilog code for this device?

```
C HA
```

```
module half_adder(X, Y, C, S);
  input X, Y;
  output C, S;

assign C = X & Y;
  assign S = X & ~Y | ~X & Y;
endmodule
```

• How can you use a case statement to rewrite the 7-segment display in Verilog?

```
module seven_seg (seg,bin);
input [3:0] bin;
output [0:6] seg;
reg [0:6] seg;
```

Question #4 (cont'd)

```
// start with always block for case statement
   always @(bin)
      begin
         case (bin) //case statement
            0 : seg = 7'b0000001;
            1 : seg = 7'b1001111;
            2 : seg = 7'b0010010;
            3 : seg = 7'b0000110;
            4 : seg = 7'b1001100;
            default : seg = 7'b1111111;
         endcase
      end
endmodule
```