
## CSC258 Lab 2

Pre-Lah

Shantanu Singh 1005218514

## Part I


- 1. We can find the generated waveform below simulation below and comapring the output with
- 2 to 1 multiplexer's Truth Table, we can verify that the test cases work as we expect.



The output is as expected, The LEDR [0] lights up when s=0 implying y=1 which is the case. Similarly when s=1, which means LEDR [0] lights up when x=1 which is the case.


## Part II


1. A4 - to - 1 multiplexer has 6 total inputs therefore with 2 possible values (0 or 1), therefore it will have  $2^6 = 64$  inputs.





Q3. Write the Verilog Code — Please refer to Four\_To\_One.v

Q5. Please find attached the Four\_To\_One.do file that was simulated in ModelSim. Here is an attached screenshot of the same.









- $\it Q2.Write\ the\ Verilog\ Module-Please\ refer\ to\ SevenHex.\ v$
- Q3. My Room is BA3155. Please check SevenHex. do. Screenshot of the same attached below.

<b>♦</b> 1 →	Msgs								
■- /SevenHex/SW	1011	(1011	1010	0010	0001	0101			_
<b>−</b> 4 [3]	St1								
<b>−</b> 4 [2]	St0								
<b>4</b> [1]	St1								
└ <u></u> � [0]	St1								
		0000011	0001000	0100100	1111001	0010010			
<b>–</b> ♣ [6]	St0								
<b>−4</b> , [5]	St0								
<b>-</b> ◆ [4]	St0								
- <b>4</b> [3] - <b>4</b> [2]	St0								
- <b>4</b> [2]	St0								
[1]	St1								
<u> </u>	St1	'							