

## Lab 4

Part I



## Part II

- $1. \textit{Create a Verilog Module} \textit{Please refer to ALU\_REG.} \, v$
- $2. \textit{Run the simulation and Show Screenshots} \textit{Please refer to the screenshots below and} \\ \textit{ALU\_REG. do if required.}$




## Part III

1. What is the behaviour of the 8-bit shift register shown in Figure 6?

 $Ans-The\ Multiplexer\ only\ decides\ the\ input\ of\ D\ and\ the\ value\ of\ the\ register\ is\ unchanged.$  Load and ShiftRight are connect to the MUX which is connected to D so Register is constant.

## 2. Draw a Schematic



3 & 4. Please refer to SHIFT\_REG. v

5. Compile and Sim and attach Screenshots of the output.

