

# NuMicro™ NUC131 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro<sup>™</sup> microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

T		OF CONTENTS	
1		ERAL DESCRIPTION	
		URES	
3	ABBF	REVIATIONS	11
4	PART	S INFORMATION LIST AND PIN CONFIGURATION	12
	4.1 Nu	ıMicro™ MUC131 Series Selection Code	12
	4.2 Nu	ıMicro™ NUC131 Series Selection Guide	13
		n Configuration	
	4.3.1	NuMicro™ NUC131 Pin Diagram	14
	4.4 Pir	n Description	16
		NuMicro™ NUC131 Pin Description	
5	BLOC	CK DIAGRAM	22
	5.1 Nu	ıMicro™ NUC131 Block Diagram	22
6	FUNC	CTIONAL DESCRIPTION	23
	6.1 AF	RM® Cortex™-M0 Core	23
	6.2 Sy	stem Manager	25
	6.2.1	Overview	25
	6.2.2	System Reset	25
	6.2.3	System Power Distribution	26
	6.2.4	System Memory Map	27
	6.2.5	System Timer (SysTick)	29
	6.2.6	Nested Vectored Interrupt Controller (NVIC)	30
	6.2.7	System Control	34
	6.3 Cld	ock Controller	35
		Overview	
		System Clock and SysTick Clock	
		Power-down Mode Clock	
		Frequency Divider Output	
		ash Memory Controller (FMC)	
		Overview	
		Features	
		eneral Purpose I/O (GPIO)	
		Overview	
	6.5.2	Features	41

	6.6 Timer Controller (TIMER)	42
	6.6.1 Overview	
	6.6.2 Features	. 42
	6.7 PWM Generator and Capture Timer (PWM)	43
	6.7.1 Overview	
	6.7.2 Features	
	6.8 Basic PWM Generator and Capture Timer (BPWM)	45
	6.8.1 Overview	. 45
	6.8.2 Features	
	6.9 Watchdog Timer (WDT)	47
	6.9.1 Overview	. 47
	6.9.2 Features	. 47
	6.10 Window Watchdog Timer (WWDT)	48
	6.10.1 Overview	. 48
	6.10.2 Features	. 48
	6.11 UART Interface Controller (UART)	49
	6.11.1 Overview	. 49
	6.11.2 Features	. 49
	6.12I2C Serial Interface Controller (I2C)	50
	6.12.1 Overview	. 50
	6.12.2 Features	. 50
	6.13 Serial Peripheral Interface (SPI)	51
	6.13.1 Overview	. 51
	6.13.2 Features	. 51
	6.14 Controller Area Network (CAN)	52
	6.14.1 Overview	. 52
	6.14.2 Features	. 52
	6.15 Analog-to-Digital Converter (ADC)	53
	6.15.1 Overview	. 53
	6.15.2 Features	. 53
7	APPLICATION CIRCUIT	54
8	ELECTRICAL CHARACTERISTICS	55
	8.1 Absolute Maximum Ratings	55
	8.2 DC Electrical Characteristics	56

8.3.1 External 4~24 MHz High Speed Oscillator       60         8.3.2 External 4~24 MHz High Speed Crystal       60         8.3.3 Internal 22.1184 MHz High Speed Oscillator       61         8.3.4 Internal 10 kHz Low Speed Oscillator       62         8.4 Analog Characteristics       63         8.4.1 12-bit SARADC Specification       63         8.4.2 LDO and Power Management Specification       64         8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       68         8.8 I2S Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74         10REVISION HISTORY       75	8.3	AC Electrical Characteristics	60
8.3.3 Internal 22.1184 MHz High Speed Oscillator       61         8.3.4 Internal 10 kHz Low Speed Oscillator       62         8.4 Analog Characteristics       63         8.4.1 12-bit SARADC Specification       63         8.4.2 LDO and Power Management Specification       64         8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       68         8.8 I2S Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8	.3.1 External 4~24 MHz High Speed Oscillator	60
8.3.4 Internal 10 kHz Low Speed Oscillator       62         8.4 Analog Characteristics       63         8.4.1 12-bit SARADC Specification       63         8.4.2 LDO and Power Management Specification       64         8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.4 Analog Characteristics       63         8.4.1 12-bit SARADC Specification       63         8.4.2 LDO and Power Management Specification       64         8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.4.1       12-bit SARADC Specification       63         8.4.2       LDO and Power Management Specification       64         8.4.3       Low Voltage Reset Specification       65         8.4.4       Brown-out Detector Specification       65         8.4.5       Power-on Reset Specification       65         8.5       Flash DC Electrical Characteristics       67         8.6       I2C Dynamic Characteristics       68         8.7       SPI Dynamic Characteristics       69         8.8       I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1       64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2       48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.4.2 LDO and Power Management Specification       64         8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8.4	Analog Characteristics	63
8.4.3 Low Voltage Reset Specification       65         8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8	.4.1 12-bit SARADC Specification	63
8.4.4 Brown-out Detector Specification       65         8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.4.5 Power-on Reset Specification       65         8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.5 Flash DC Electrical Characteristics       67         8.6 I2C Dynamic Characteristics       68         8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.6       I2C Dynamic Characteristics       68         8.7       SPI Dynamic Characteristics       69         8.8       I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1       64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2       48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74			
8.7 SPI Dynamic Characteristics       69         8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8.5	Flash DC Electrical Characteristics	67
8.8 I2S Dynamic Characteristics       71         9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8.6	I2C Dynamic Characteristics	68
9 PACKAGE DIMENSIONS       73         9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       73         9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)       74	8.7	SPI Dynamic Characteristics	69
9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)	8.8	I2S Dynamic Characteristics	71
9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)	9 P	ACKAGE DIMENSIONS	73
	9.1	64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)	73
10REVISION HISTORY75	9.2	48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)	74
	10R	EVISION HISTORY	75

List of Figures	
Figure 4-1 NuMicro™ NUC131 Series Selection Code	12
Figure 4-2 NuMicro™ NUC131SxxAE LQFP 64-pin Diagram	14
Figure 4-3 NuMicro™ NUC131LxxAE LQFP 48-pin Diagram	15
Figure 5-1 NuMicro™ NUC131 Block Diagram	22
Figure 6-1 Functional Controller Diagram	23
Figure 6-2 NuMicro™ NUC131 Power Distribution Diagram	26
Figure 6-3 Clock Generator Block Diagram	
Figure 6-4 Clock Generator Global View Diagram	
Figure 6-5 System Clock Block Diagram	37
Figure 6-6 SysTick Clock Control Block Diagram	37
Figure 6-7 Clock Source of Frequency Divider	
Figure 6-8 Frequency Divider Block Diagram	39
Figure 8-1 Typical Crystal Application Circuit	61
Figure 8-2 HIRC Accuracy vs. Temperature	62
Figure 8-3 Power-up Ramp Condition	66
Figure 8-4 I2C Timing Diagram	68
Figure 8-5 SPI Master Mode Timing Diagram	69
Figure 8-6 SPI Slave Mode Timing Diagram	70
Figure 8-7 I2S Master Mode Timing Diagram	71
Figure 8-8 I2S Slave Mode Timing Diagram	72

List of Tables	
Table 3-1 List of Abbreviations	1′
Table 6-1 Address Space Assignments for On-Chip Controllers	28
Table 6-2 Exception Model	3′
Table 6-3 System Interrupt Map	32
Table 6-4 Vector Table Format	33
Table 6-5 PWM and BPWM Features Different Table	44
Table 6-6 PWM and BPWM Features Different Table	46



# 1 GENERAL DESCRIPTION

The NuMicro™ NUC131 CAN Line is embedded with the Cortex™-M0 core running up to 50 MHz and features 36K/68K bytes flash, 8K bytes SRAM, and 4 Kbytes loader ROM for the ISP. It is also equipped with plenty of peripheral devices, such as Timers, Watchdog Timer (WDT), Window Watchdog Timer (WWDT), UART, SPI, I²C, PWM, GPIO, LIN, CAN, 800 kSPS high speed 12-bit ADC, Low Voltage Reset Controller and Brown-out Detector.

# 2 FEATURES

- ARM® Cortex™-M0 core
  - Runs up to 50 MHz
  - One 24-bit system timer
  - Supports low power sleep mode
  - Single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority
  - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Built-in LDO for wide operating voltage ranged from 2.5 V to 5.5 V
- Flash Memory
  - 36K/68K bytes Flash for program code
  - Configurable Flash memory for data memory (Data Flash), 4 KB flash for ISP loader
  - Supports In-System-Program (ISP) and In-Application-Program (IAP) application code update
  - 512 byte page erase for flash
  - Supports 2-wired ICP update through SWD/ICE interface
  - Supports fast parallel programming mode by external programmer
- SRAM Memory
  - 8KB embedded SRAM
- Clock Control
  - Flexible selection for different applications
  - Built-in 22.1184 MHz high speed oscillator for system operation
    - Trimmed to  $\pm 1$  % at +25 °C and  $V_{DD} = 5$  V
    - Trimmed to  $\pm 2$  % at -40  $^{\circ}$ C ~ +105  $^{\circ}$ C and  $V_{DD}$  = 2.5 V ~ 5.5 V
    - Built-in 10 kHz low speed oscillator for Watchdog Timer and Wake-up operation
  - Supports one PLL output frequency up to 200 MHz, BPWM/PWM clock frequency up to 100 MHz, and System operation frequency up to 50 MHz
  - External 4~24 MHz high speed crystal input for precise timing operation
- GPIO
  - Four I/O modes:
    - Quasi-bidirectional
    - Push-pull output
    - Open-drain output
    - Input only with high impendence
  - TTL/Schmitt trigger input selectable
  - I/O pin configured as interrupt source with edge/level setting
- Timer
  - Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
  - Independent clock source for each timer
  - Provides one-shot, periodic, toggle and continuous counting operation modes
  - Supports event counting function
  - Supports input capture function
- Watchdog Timer
  - Multiple clock sources
    - System clock (HCLK)
    - Internal 10 kHz oscillator (LIRC)
  - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
  - Wake-up from Power-down or Idle mode
  - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
  - 6-bit down counter with 11-bit prescale for wide range window selected
- BPWM/Capture
  - Supports maximum clock frequency up to 100MHz
  - Supports up to two BPWM modules, each module provides one 16-bit timer and 6 output

#### channels

- Supports independent mode for BPWM output/Capture input channel
- Supports 12-bit pre-scalar from 1 to 4096
- Supports 16-bit resolution BPWM counter
  - Up, down and up/down counter operation type
- Supports mask function and tri-state enable for each BPWM pin
- Supports interrupt on the following events:
  - BPWM counter match zero, period value or compared value
- Supports trigger ADC on the following events:
  - BPWM counter match zero, period value or compared value
- Supports up to 12 capture input channels with 16-bit resolution
- Supports rising edges, falling edges or both edges capture condition
- Supports input rising edges, falling edges or both edges capture interrupt
- Supports rising edges, falling edges or both edges capture with counter reload option

### PWM/Capture

- Supports maximum clock frequency up to 100MHz
- Supports up to two PWM modules, each module provides three 16-bit timers and 6 output channels
- Supports independent mode for PWM output/Capture input channel
- Supports complementary mode for 3 complementary paired PWM output channel
  - Dead-time insertion with 12-bit resolution
  - Two compared values during one period
- Supports 12-bit pre-scalar from 1 to 4096
- Supports 16-bit resolution PWM counter
  - Up, down and up/down counter operation type
- Supports mask function and tri-state enable for each PWM pin
- Supports brake function
  - Brake source from pin and system safety events (clock failed, Brown-out detection and CPU lockup)
  - Noise filter for brake source from pin
  - Edge detect brake source to control brake state until brake interrupt cleared
  - Level detect brake source to auto recover function after brake condition removed
- Supports interrupt on the following events:
  - PWM counter match zero, period value or compared value
  - Brake condition happened
- Supports trigger ADC on the following events:
  - PWM counter match zero, period value or compared value
- Supports up to 12 capture input channels with 16-bit resolution
- Supports rising edges, falling edges or both edges capture condition
- Supports input rising edges, falling edges or both edges capture interrupt
- Supports rising edges, falling edges or both edges capture with counter reload option

# UART

- Up to six UART controllers
- UART0 and UART1 ports with flow control (TXD, RXD, nCTS and nRTS)
- UARTO, UART1 and UART2 with 16-byte FIFO for standard device
- Supports IrDA (SIR) and LIN function
- Supports RS-485 9-bit mode and direction control
- Supports auto baud-rate generator

### SPI

- One set of SPI controller
- Supports SPI Master/Slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 8 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently

- Supports Byte Suspend mode in 32-bit transmission
- Supports three wire, no slave select signal, bi-direction interface

# I<sup>2</sup>C

- Up to two sets of I<sup>2</sup>C devices
- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
- Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allowing for versatile rate control
- Supports multiple address recognition (four slave address with mask option)
- Supports wake-up function

### CAN 2.0

- One set of CAN device
- Supports CAN protocol version 2.0 part A and B
- Bit rates up to 1M bit/s
- 32 Message Objects
- Each Message Object has its own identifier mask
- Programmable FIFO mode (concatenation of Message Object)
- Maskable interrupt
- Disabled Automatic Re-transmission mode for Time Triggered CAN applications
- Support power-down wake-up function

#### ADC

- 12-bit SAR ADC with 800 kSPS
- Up to 8-ch single-end input or 4-ch differential input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels
- Threshold voltage detection
- Conversion started by software programming or external input
- 96-bit unique ID (UID)
- 128-bit unique customer ID(UCID)
- Brown-out Detector
  - With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
  - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage level: 2.0 V
- Operating Temperature: -40°C ~ +105°C
- Packages:
  - All Green package (RoHS)
  - LQFP 64-pin / 48-pin (7mm x 7mm)



# 3 ABBREVIATIONS

Acronym	Description							
ADC	Analog-to-Digital Converter							
APB	Advanced Peripheral Bus							
AHB	Advanced High-Performance Bus							
BOD	Brown-out Detection							
BPWM	Basic Pulse Width Modulation							
CAN	Controller Area Network							
DAP	Debug Access Port							
FIFO	First In, First Out							
FMC	Flash Memory Controller							
GPIO	General-Purpose Input/Output							
HCLK	The Clock of Advanced High-Performance Bus							
HIRC	22.1184 MHz Internal High Speed RC Oscillator							
HXT	4~24 MHz External High Speed Crystal Oscillator							
IAP	In Application Programming							
ICP	In Circuit Programming							
ISP	In System Programming							
LDO	Low Dropout Regulator							
LIN	Local Interconnect Network							
LIRC	10 kHz internal low speed RC oscillator (LIRC)							
MPU	Memory Protection Unit							
NVIC	Nested Vectored Interrupt Controller							
PCLK	The Clock of Advanced Peripheral Bus							
PLL	Phase-Locked Loop							
PWM	Pulse Width Modulation							
SPI	Serial Peripheral Interface							
SPS	Samples per Second							
TMR	Timer Controller							
UART	Universal Asynchronous Receiver/Transmitter							
UCID	Unique Customer ID							
WDT	Watchdog Timer							
WWDT	Window Watchdog Timer							

Table 3-1 List of Abbreviations

# 4 PARTS INFORMATION LIST AND PIN CONFIGURATION

4.1 NuMicro™ MUC131 Series Selection Code




Figure 4-1 NuMicro™ NUC131 Series Selection Code



# 4.2 NuMicro™ NUC131 Series Selection Guide

			3)						Con	necti	vity					
Part Number	APROM (KB)	RAM (KB)	Data Flash (KB)	ISP ROM (KB)	O/I	Timer (32-Bit)	UART	SPI	l²C	LIN	CAN	PWM (16-Bit)	ADC (12-Bit)	ISP/ICP/IAP	Package	
NUC131LC2AE	36	8	Configurable	4	42	4	6	1	2	3	1	24	8 ch	٧	LQFP48	
NUC131LD2AE	68	8	Configurable	4	42	4	6	1	2	3	1	24	8 ch	٧	LQFP48	
NUC131SC2AE	36	8	Configurable	4	56	4	6	1	2	3	1	24	8 ch	٧	LQFP64	
NUC131SD2AE	68	8	Configurable	4	56	4	6	1	2	3	1	24	8 ch	٧	LQFP64	



# 4.3 Pin Configuration

# 4.3.1 NuMicro™ NUC131 Pin Diagram

# 4.3.1.1 NuMicro™ NUC131SxxAE LQFP 64 pin (7 mm \* 7mm)




Figure 4-2 NuMicro™ NUC131SxxAE LQFP 64-pin Diagram

# nuvoton

### 4.3.1.2 NuMicro™ NUC131LxxAE LQFP 48 pin




Figure 4-3 NuMicro™ NUC131LxxAE LQFP 48-pin Diagram



# 4.4 Pin Description

# 4.4.1 NuMicro™ NUC131 Pin Description

Pin No.						
LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description		
1		PB.14	I/O	General purpose digital I/O pin.		
1		INT0	I	External interrupt0 input pin.		
2		PB.13	I/O	General purpose digital I/O pin.		
		PB.12	I/O	General purpose digital I/O pin.		
3	1	CLKO	0	Frequency divider clock output pin.		
		BPWM1_CH3	I/O	BPWM1 CH3 output/Capture input.		
		PF.5	1/0	General purpose digital I/O pin.		
4	2	I2C0_SCL	1/0	I <sup>2</sup> C0 clock pin.		
		PWM1_CH5	1/0	PWM1 CH5 output/Capture input.		
		PF.4	1/0	General purpose digital I/O pin.		
5	3	I2C0_SDA	I/O	I <sup>2</sup> C0 data input/output pin.		
		PWM1_CH4	I/O	PWM1 CH4 output/Capture input.		
		PA.11	I/O	General purpose digital I/O pin.		
6	4	I2C1_SCL	I/O	l <sup>2</sup> C1 clock pin.		
		PWM1_CH3	I/O	PWM1 CH3 output/Capture input.		
		PA.10	I/O	General purpose digital I/O pin.		
7	5	I2C1_SDA	I/O	I <sup>2</sup> C1 data input/output pin.		
		PWM1_CH2	I/O	PWM1 CH2 output/Capture input.		
189		PA.9	I/O	General purpose digital I/O pin.		
8	6	I2C0_SCL	I/O	l <sup>2</sup> C0 clock pin.		
	7	UART1_nCTS	ı	Clear to Send input pin for UART1.		
100	300	PA.8	I/O	General purpose digital I/O pin.		
9	7	I2C0_SDA	I/O	I <sup>2</sup> C0 data input/output pin.		
	0	UART1_nRTS	0	Request to Send output pin for UART1.		
40	W	PB.4	I/O	General purpose digital I/O pin.		
10	8	UART1_RXD	1	Data receiver input pin for UART1.		
		PB.5	I/O	General purpose digital I/O pin.		
11	9	UART1_TXD	0	Data transmitter output pin for UART1.		
12		PB.6	1/0	General purpose digital I/O pin.		



Pin No.						
LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description		
		UART1_nRTS	0	Request to Send output pin for UART1.		
40		PB.7	I/O	General purpose digital I/O pin.		
13		UART1_nCTS	I	Clear to Send input pin for UART1.		
14	10	LDO_CAP P		LDO output pin.		
15	11	$V_{DD}$	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit.		
16	12	V <sub>SS</sub>	Р	Ground pin for digital circuit.		
17	13	PB.0	1/0	General purpose digital I/O pin.		
17	13	UART0_RXD	ı	Data receiver input pin for UART0.		
18	14	PB.1	1/0	General purpose digital I/O pin.		
10	14	UART0_TXD	0	Data transmitter output pin for UART0.		
		PB.2	1/0	General purpose digital I/O pin.		
	15	UART0_nRTS	0	Request to Send output pin for UART0.		
19		TM2_EXT	ı	Timer2 external capture input pin.		
		TM2	0	Timer2 toggle output pin.		
		PWM1_BRAKE1	ı	PWM1 brake input pin.		
		PB.3	1/0	General purpose digital I/O pin.		
		UART0_nCTS	I	Clear to Send input pin for UART0.		
20	16	TM3_EXT	ı	Timer3 external capture input pin.		
		ТМ3	0	Timer3 toggle output pin.		
		PWM1_BRAKE0	I	PWM1 brake input pin.		
		PD.6	I/O	General purpose digital I/O pin.		
21	17	CAN0_RXD	ı	Data receiver input pin for CAN0.		
	1	BPWM1_CH1	I/O	BPWM1 CH1 output/Capture input.		
	· JK	PD.7	I/O	General purpose digital I/O pin.		
22	18	CAN0_TXD	0	Data transmitter output pin for CAN0.		
6	200	BPWM1_CH0	I/O	BPWM1 CH0 output/Capture input.		
	50	PD.14	I/O	General purpose digital I/O pin.		
23	19	UART2_RXD	1	Data receiver input pin for UART2.		
		BPWM0_CH5	1/0	BPWM0 CH5 output/Capture input.		
24	20	PD.15	1/0	General purpose digital I/O pin.		
24	20	UART2_TXD	0	Data transmitter output pin for UART2.		



Pin No.						
LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description		
		BPWM0_CH4	I/O	BPWM0 CH4 input/Capture input.		
		PC.3	1/0	General purpose digital I/O pin.		
25	21	SPI0_MOSI0	1/0	SPI0 MOSI (Master Out, Slave In) pin.		
		BPWM0_CH3	0	BPWM0 CH3 input/Capture input.		
		PC.2	I/O	General purpose digital I/O pin.		
26	22	SPI0_MISO0	I/O	SPI0 MISO (Master In, Slave Out) pin.		
		BPWM0_CH2	ı	BPWM0 CH2 input/Capture input.		
		PC.1	I/O	General purpose digital I/O pin.		
27	23	SPI0_CLK	I/O	SPI0 serial clock pin.		
		BPWM0_CH1	I/O	BPWM0 CH1 input/Capture input.		
		PC.0	I/O	General purpose digital I/O pin.		
28	24	SPI0_SS0	1/0	SPI0 slave select pin.		
		BPWM0_CH0	1/0	BPWM0 CH0 input/Capture input.		
		PE.5	1/0	General purpose digital I/O pin.		
00		PWM0_CH5	I/O	PWM0 CH5 output/Capture input.		
29		TM1_EXT	ı	Timer1 external capture input pin.		
		TM1	0	Timer1 toggle output pin.		
		PB.11	I/O	General purpose digital I/O pin.		
30		TM3	I/O	Timer3 event counter input / toggle output.		
		PWM0_CH4	I/O	PWM0 CH4 output/Capture input.		
0.4		PB.10	I/O	General purpose digital I/O pin.		
31		TM2	1/0	Timer2 event counter input / toggle output.		
20	3	PB.9	1/0	General purpose digital I/O pin.		
32	385	TM1	1/0	Timer1 event counter input / toggle output.		
22	1/2	PC.11	1/0	General purpose digital I/O pin.		
33	200	PWM1_BRAKE1	ı	PWM1 brake input pin.		
24	51/	PC.10	1/0	General purpose digital I/O pin.		
34	35	PWM1_BRAKE0	<sub>2</sub> I	PWM1 brake input pin.		
25		PC.9	1/0	General purpose digital I/O pin.		
35		PWM0_BRAKE1		PWM0 brake input pin.		
36		PC.8	1/0	General purpose digital I/O pin.		



Pin No.						
LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description		
		PWM0_BRAKE0	ı	PWM0 brake input pin.		
0.7	0.5	PA.15	I/O	General purpose digital I/O pin.		
37	25	PWM0_CH3	I/O	PWM0 CH3 output/Capture input.		
	00	PA.14	I/O	General purpose digital I/O pin.		
38	26	PWM0_CH2	I/O	PWM0 CH2 output/Capture input.		
		PA.13	I/O	General purpose digital I/O pin.		
39	27	PWM0_CH1	I/O	PWM0 CH1 output/Capture input.		
		UART5_TXD	0	Data transmitter output pin for UART5.		
		PA.12	I/O	General purpose digital I/O pin.		
40	28	PWM0_CH0	I/O	PWM0 CH0 output/Capture input.		
		UART5_RXD	ı	Data receiver input pin for UART5.		
		PF.7	I/O	General purpose digital I/O pin.		
41	29	ICE_DAT	I/O	Serial wire debugger data pin.		
40	00	PF.6	I/O	General purpose digital I/O pin.		
42	30	ICE_CLK	ı	Serial wire debugger clock pin.		
43	31	AV <sub>SS</sub>	AP	Ground pin for analog circuit.		
	32	PA.0	I/O	General purpose digital I/O pin.		
		ADC_CH0	AI	ADC_CH0 analog input.		
44		PWM0_CH4	I/O	PWM0 CH4 output/Capture input.		
		I2C1_SCL	I/O	I <sup>2</sup> C1 clock pin.		
		UART5_TXD	0	Data transmitter output pin for UART5.		
100		PA.1	I/O	General purpose digital I/O pin.		
	1	ADC_CH1	AI	ADC_CH1 analog input.		
45	33	PWM0_CH5	I/O	PWM0 CH5 output/Capture input.		
	30	I2C1_SDA	I/O	I <sup>2</sup> C1 data input/output pin.		
	3	UART5_RXD	ı	Data receiver input pin for UART5.		
	1	PA.2	I/O	General purpose digital I/O pin.		
40	38	ADC_CH2	AI	ADC_CH2 analog input.		
46	34	PWM1_CH0	I/O	PWM1 CH0 output/Capture input.		
		UART3_TXD	0	Data transmitter output pin for UART3.		
47	6.5	PA.3	1/0	General purpose digital I/O pin.		
47	35	ADC_CH3	Al	ADC_CH3 analog input.		



Pin No.						
LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description		
		PWM1_CH1	I/O	PWM1 CH1 output/Capture input.		
		UART3_RXD	ı	Data receiver input pin for UART3.		
40	00	PA.4	I/O	General purpose digital I/O pin.		
48	36	ADC_CH4	Al	ADC_CH4 analog input.		
		PA.5	I/O	General purpose digital I/O pin.		
49	37	ADC_CH5	Al	ADC_CH5 analog input.		
		UART3_RXD	ı	Data receiver input pin for UART3.		
		PA.6	I/O	General purpose digital I/O pin.		
50	38	ADC_CH6	Al	ADC_CH6 analog input.		
		UART3_TXD	0	Data transmitter output pin for UART3.		
		PA.7	1/0	General purpose digital I/O pin.		
51	39	ADC_CH7	Al	ADC_CH7 analog input.		
		$V_{REF}$	AP	Voltage reference input for ADC.		
52	40	$AV_{DD}$	AP	Power supply for internal analog circuit.		
		PC.7	1/0	General purpose digital I/O pin.		
		UART4_RXD	ı	Data reveiver input pin for UART4.		
53	41	I2C0_SCL	I/O	I <sup>2</sup> C0 clock pin.		
		PWM0_BRAKE1	ı	PWM0 brake input pin.		
		PC.6	1/0	General purpose digital I/O pin.		
		UART4_TXD	0	Data transmitter output pin for UART4.		
54	42	I2C0_SDA	I/O	I <sup>2</sup> C0 data input/output pin.		
		PWM0_BRAKE0	ı	PWM0 brake input pin.		
55	1	PC.15	1/0	General purpose digital I/O pin.		
56		PC.14	I/O	General purpose digital I/O pin.		
SIP	1773	PB.15	1/0	General purpose digital I/O pin.		
	3	INT1	ı	External interrupt1 input pin.		
57	43	TM0_EXT	ı	Timer0 external capture input pin.		
	3/3	TM0	0	Timer0 toggle output pin.		
		BPWM1_CH5	I/O	BPWM1 CH5 output/Capture input.		
	, .	PF.0	1/0	General purpose digital I/O pin.		
58	44	XT1_OUT	0	External 4~24 MHz (high speed) crystal output pin.		
59	45	PF.1	1/0	General purpose digital I/O pin.		



Pin No.				Description	
LQFP 64-pin	LQFP 48-pin	Pin Name Pin Type			
		XT1_IN	-	External 4~24 MHz (high speed) crystal input pin.	
60	46	nRESET	-	External reset input: active LOW, with an internal pull-up. Set this pin low reset chip to initial state.	
61		V <sub>SS</sub>	Р	P Ground pin for digital circuit.	
62		$V_{DD}$	Р	P Power supply for I/O ports and LDO source for internal PLL and digital circuit.	
	47	PF.8	I/O	General purpose digital I/O pin.	
63		CLKO	0	Frequency divider clock output pin.	
		BPWM1_CH4	I/O	BPWM1 CH4 output/Capture input.	
	48	PB.8	I/O	General purpose digital I/O pin.	
		STADC	I	ADC external trigger input.	
64		ТМ0	I/O	Timer0 event counter input / toggle output.	
		CLKO	0	Frequency divider clock output pin.	
		BPWM1_CH2	I/O	BPWM1 CH2 output/Capture input.	

Note: Pin Type I = Digital Input, O = Digital Output; AI = Analog Input; P = Power Pin; AP = Analog Power

# 5 BLOCK DIAGRAM

# 5.1 NuMicro™ NUC131 Block Diagram




Figure 5-1 NuMicro™ NUC131 Block Diagram



### 6 FUNCTIONAL DESCRIPTION

# 6.1 ARM® Cortex™-M0 Core

The Cortex<sup>™</sup>-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex<sup>™</sup>-M profile processor. The profile supports two modes -Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.

Figure 6-1 shows the functional controller of processor.




Figure 6-1 Functional Controller Diagram

The implemented device provides the following components and features:

- A low gate count processor:
  - ARMv6-M Thumb® instruction set
  - Thumb-2 technology
  - ARMv6-M compliant 24-bit SysTick timer
  - A 32-bit hardware multiplier
  - System interface supported with little-endian data accesses
  - Ability to have deterministic, fixed-latency, interrupt handling
  - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
  - C Application Binary Interface compliant exception model. This is the ARMv6-M,
     C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
  - Low Power Sleep mode entry using Wait For Interrupt (WFI), Wait For Event



(WFE) instructions, or the return from interrupt sleep-on-exit feature

# NVIC:

- 32 external interrupt inputs, each with four levels of priority
- Dedicated Non-maskable Interrupt (NMI) input
- Supports for both level-sensitive and pulse-sensitive interrupt lines
- Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode

# Debug support

- Four hardware breakpoints
- Two watchpoints
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling
- Single step and vector catch capabilities

### Bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
- Single 32-bit slave port that supports the DAP (Debug Access Port)



# 6.2 System Manager

# 6.2.1 Overview

System management includes the following sections:

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

# 6.2.2 System Reset

The system reset can be issued by one of the following listed events. For these reset event flags can be read by RSTSRC register.

- Power-on Reset
- Low level on the nRESET pin
- Watchdog Time-out Reset
- Low Voltage Reset
- Brown-out Detector Reset
- CPU Reset
- System Reset

System Reset and Power-on Reset all reset the whole chip including all peripherals. The difference between System Reset and Power-on Reset is external crystal circuit and BS (ISPCON[1]) bit. System Reset does not reset external crystal circuit and BS (ISPCON[1]) bit, but Power-on Reset does.



# 6.2.3 System Power Distribution

In this chip, the power distribution is divided into three segments.

- Analog power from AV<sub>DD</sub> and AV<sub>SS</sub> provides the power for analog components operation.
- Digital power from V<sub>DD</sub> and V<sub>SS</sub> supplies the power to the internal regulator which provides a fixed 1.8 V power for digital operation and I/O pins.

The outputs of internal voltage regulators, LDO, require an external capacitor which should be located close to the corresponding pin. Analog power ( $AV_{DD}$ ) should be the same voltage level with the digital power ( $V_{DD}$ ). Figure 6-2 shows the NuMicro<sup>TM</sup> NUC131 power distribution.




Figure 6-2 NuMicro™ NUC131 Power Distribution Diagram



# 6.2.4 System Memory Map

The NuMicro™ NUC131 series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following sections for each on-chip peripheral. The NuMicro™ NUC131 series only supports little-endian data format.

Address Space	Token	Controllers		
Flash and SRAM Memory Space		100 300		
0x0000_0000 - 0x0001_0FFF	FLASH_BA	FLASH Memory Space (68 KB)		
0x2000_0000 - 0x2000_3FFF	SRAM_BA	SRAM Memory Space (8 KB)		
AHB Controllers Space (0x5000_	0000 – 0x501F_FF	FF)		
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers		
0x5000_0200 - 0x5000_02FF	CLK_BA	Clock Control Registers		
0x5000_0300 - 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers		
0x5000_4000 - 0x5000_7FFF	GPIO_BA	GPIO Control Registers		
0x5000_C000 - 0x5000_FFFF	FMC_BA	Flash Memory Control Registers		
APB1 Controllers Space (0x4000	_0000 ~ 0x400F_F	FFF)		
0x4000_4000 - 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers		
0x4001_0000 - 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers		
0x4002_0000 - 0x4002_3FFF	I2C0_BA	I <sup>2</sup> C0 Interface Control Registers		
0x4003_0000 - 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers		
0x4004_0000 - 0x4004_3FFF	PWM0_BA	PWM0 Control Registers		
0x4004_4000 – 0x4004_7FFF	BPWM0_BA	BPWM0 Control Registers		
0x4005_0000 - 0x4005_3FFF	UART0_BA	UART0 Control Registers		
0x4005_4000 - 0x4005_7FFF	UART3_BA	UART3 Control Registers		
0x4005_8000 - 0x4005_BFFF	UART4_BA	UART4 Control Registers		
0x400E_0000 - 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers		
APB2 Controllers Space (0x4010	_0000 ~ 0x401F_F	FFF)		
0x4011_0000 - 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers		
0x4012_0000 - 0x4012_3FFF	I2C1_BA	I <sup>2</sup> C1 Interface Control Registers		
0x4014_0000 - 0x4014_3FFF	PWM1_BA	PWM1 Control Registers		
0x4014_4000 – 0x4014_7FFF	BPWM1_BA	BPWM1 Control Registers		
0x4015_0000 - 0x4015_3FFF	UART1_BA	UART1 Control Registers		
0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers		
0x4015_8000 – 0x4015_BFFF	UART5_BA	UART5 Control Registers		
0x4018_0000 – 0x4018_3FFF	CAN0_BA	CAN0 Bus Control Registers		



System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)				
0xE000_E010 - 0xE000_E0FF	SCS_BA	System Timer Control Registers		
0xE000_E100 - 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers		
0xE000_ED00 - 0xE000_ED8F	SCS_BA	System Control Registers		

Table 6-1 Address Space Assignments for On-Chip Controllers



# 6.2.5 System Timer (SysTick)

The Cortex<sup>™</sup>-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST\_CVR value is unknown on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is 0, the timer will be maintained with a current value of 0 after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



# **6.2.6 Nested Vectored Interrupt Controller (NVIC)**

The Cortex<sup>™</sup>-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)", which is closely coupled to the processor core and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



### 6.2.6.1 Exception Model and System Interrupt Map

The following table lists the exception model supported by NuMicro™ NUC131 series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	5% (0)
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 6-2 Exception Model

Vector Number	Interrupt Number (Bit In Interrupt Registers)	Interrupt Name	Source Module	Interrupt Description
1 ~ 15	-	-	-	System exceptions
16	0	BOD_INT	Brown-out	Brown-out low voltage detected interrupt
17	1	WDT_INT	WDT	Watchdog Timer interrupt
18	2	EINT0	GPIO	External signal interrupt from PB.14 pin
19	3	EINT1	GPIO	External signal interrupt from PB.15 pin
20	4	GPAB_INT	GPIO	External signal interrupt from PA[15:0]/PB[13:0]
21	5	GPCDEF_INT	GPIO	External interrupt from PC[15:0]/PD[15:0]/PE[15:0]/PF[8:0]
22	6	-	-	Reserved
23	7	-	-	Reserved
24	8	TMR0_INT	TMR0	Timer 0 interrupt
25	9	TMR1_INT	TMR1	Timer 1 interrupt
26	10	TMR2_INT	TMR2	Timer 2 interrupt
27	11	TMR3_INT	TMR3	Timer 3 interrupt
28	12	UART02_INT	UART0/2	UART0 and UART2 interrupt
29	13	UART1_INT	UART1	UART1 interrupt



30	14	SPI0_INT	SPI0	SPI0 interrupt
31	15	UART3_INT	UART3	UART3 interrupt
32	16	UART4_INT	UART4	UART4 interrupt
33	17	UART5_INT	UART5	UART5 interrupt
34	18	I2C0_INT	I <sup>2</sup> C0	I <sup>2</sup> C0 interrupt
35	19	I2C1_INT	I <sup>2</sup> C1	I <sup>2</sup> C1 interrupt
36	20	CAN0_INT	CAN0	CAN0 interrupt
37	21	-	-	Reserved
38	22	PWM0_INT	PWM0	PWM0 interrupt
39	23	PWM1_INT	PWM1	PWM1 interrupt
40	24	BPWM0_INT	BPWM0	BPWM0 interrupt
41	25	BPWM1_INT	BPWM1	BPWM1 interrupt
42	26	BRAKE0_INT	PWM0	PWM0 brake interrupt
43	27	BRAKE1_INT	PWM1	PWM1 brake interrupt
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake-up from Power-down state
45	29	ADC_INT	ADC	ADC interrupt
46	30	CKD_INT	CLKC	Clock detection interrupt
47	31	-	-	Reserved

Table 6-3 System Interrupt Map



#### 6.2.6.2 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 6-4 Vector Table Format

### 6.2.6.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.



# 6.2.7 System Control

The Cortex<sup>™</sup>-M0 status and operating mode control are managed by System Control Registers. Including CPUID, Cortex<sup>™</sup>-M0 interrupt priority and Cortex<sup>™</sup>-M0 power management can be controlled through these system control registers.

For more detailed information, please refer to the "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



### 6.3 Clock Controller

#### 6.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip enters Power-down mode when Cortex™-M0 core executes the WFI instruction only if the PWR\_DOWN\_EN (PWRCON[7]) bit and PD\_WAIT\_CPU (PWRCON[8]) bit are both set to 1. After that, chip enters Power-down mode and wait for wake-up interrupt source triggered to leave Power-down mode. In the Power-down mode, the clock controller turns off the 4~24 MHz external high speed crystal oscillator and 22.1184 MHz internal high speed RC oscillator to reduce the overall system power consumption. The following figures show the clock generator and the overview of the clock source control.

The clock generator consists of 5 clock sources as listed below:

- 4~24 MHz external high speed crystal oscillator (HXT)
- Programmable PLL output clock frequency(PLL FOUT),PLL source can be from external 4~24 MHz external high speed crystal oscillator (HXT) or 22.1184 MHz internal high speed RC oscillator (HIRC))
- 22.1184 MHz internal high speed RC oscillator (HIRC)
- 10 kHz internal low speed RC oscillator (LIRC)




Figure 6-3 Clock Generator Block Diagram




Figure 6-4 Clock Generator Global View Diagram

# 6.3.2 System Clock and SysTick Clock

The system clock has 4 clock sources which were generated from clock generator block. The

clock source switch depends on the register HCLK\_S (CLKSEL0[2:0]). The block diagram is shown in Figure 6-5.




Figure 6-5 System Clock Block Diagram

The clock source of SysTick in Cortex™-M0 core can use CPU clock or external clock (SYST\_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK\_S (CLKSEL0[5:3]). The block diagram is shown in Figure 6-6.




Figure 6-6 SysTick Clock Control Block Diagram



#### 6.3.3 Power-down Mode Clock

When chip enters Power-down mode, system clocks, some clock sources, and some peripheral clocks will be disabled. Some clock sources and peripherals clocks are still active in Power-down mode.

The clocks still kept active are listed below:

- Clock Generator
  - 10 kHz internal low speed RC oscillator (LIRC) clock
- WDT/Timer Peripherals Clock (when 10 kHz intertnal low speed RC oscillator (LIRC) is adopted as clock source)



### 6.3.4 Frequency Divider Output

This device is equipped with a power-of-2 frequency divider which is composed by16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to CLKO function pin. Therefore there are 16 options of power-of-2 divided clocks with the frequency from  $F_{in}/2^1$  to  $F_{in}/2^{16}$  where Fin is input clock frequency to the clock divider.

The output formula is  $F_{out} = F_{in}/2^{(N+1)}$ , where  $F_{in}$  is the input clock frequency,  $F_{out}$  is the clock divider output frequency and N is the 4-bit value in FSEL (FRQDIV[3:0]).

When writing 1 to DIVIDER\_EN (FRQDIV[4]), the chained counter starts to count. When writing 0 to DIVIDER\_EN (FRQDIV[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.

If DIVIDER1(FRQDIV[5]) is set to 1, the frequency divider clock (FRQDIV\_CLK) will bypass power-of-2 frequency divider. The frequency divider clock will be output to CLKO pin directly.




Figure 6-7 Clock Source of Frequency Divider




Figure 6-8 Frequency Divider Block Diagram



# 6.4 Flash Memory Controller (FMC)

### 6.4.1 Overview

The NuMicro™ NUC131 series has 68/36K bytes on-chip embedded Flash for application program memory (APROM) that can be updated through ISP procedure. The In-System-Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip is powered on, Cortex™-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in CONFIGO. By the way, the NuMicro™ NUC131 series also provides additional Data Flash for user to store some application dependent data.

The NuMicro™ NUC131 supports another flexible feature: configurable Data Flash size. The Data Flash size is decided by Data Flash variable size enable (DFVSEN), Data Flash enable (DFEN) in Config0 and Data Flash base address (DFBADR) in Config1. When DFVSEN is set to 1, the Data Flash size is fixed at 4K and the address is started from 0x0001\_f000, and the APROM size is become 64/32K. When DFVSEN is set to 0 and DFEN is set to 1, the Data Flash size is zero and the APROM size is 68/36K bytes. When DFVSEN is set to 0 and DFEN is set to 0, the APROM and Data Flash share 68/36K bytes continuous address and the start address of Data Flash is defined by (DFBADR) in Config1.

### 6.4.2 Features

- Runs up to 50 MHz with zero wait cycle for continuous address read access
- All embedded flash memory supports 512 bytes page erase
- 68/36 KB application program memory (APROM)
- 4KB In-System-Programming (ISP) loader program memory (LDROM)
- Configurable Data Flash size
- 512 bytes page erase unit
- Supports In-Application-Programming (IAP) to switch code between APROM and LDROM without reset
- In-System-Programming (ISP) to update on-chip Flash



## 6.5 General Purpose I/O (GPIO)

### 6.5.1 Overview

The NuMicro™ NUC131 series has up to 56 General Purpose I/O pins to be shared with other function pins depending on the chip configuration. These 56 pins are arranged in 6 ports named as GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and GPIOF. The GPIOA/B port has the maximum of 16 pins. The GPIOC port has the maximum of 12 pins. The GPIOD port has the maximum of 4 pins. The GPIOE port has the maximum of 1 pin. The GPIOF port has the maximum of 7 pins. Each of the 56 pins is independent and has the corresponding register bits to control the pin mode function and data.

The I/O type of each of I/O pins can be configured by software individually as input, output, opendrain or Quasi-bidirectional mode. After reset, the I/O mode of all pins are depending on Config0[10] setting. In Quasi-bidirectional mode, I/O pin has a very weak individual pull-up resistor which is about 110~300 K $\Omega$  for V<sub>DD</sub> from 5.0 V to 2.5 V.

### 6.5.2 Features

- Four I/O modes:
  - Quasi-bidirectional
  - Push-Pull output
  - Open-Drain output
  - Input only with high impendence
- TTL/Schmitt trigger input selectable by GPx\_TYPE[15:0] in GPx\_MFP[31:16]
- I/O pin configured as interrupt source with edge/level setting
- Configurable default I/O mode of all pins after reset by Config0[10] setting
  - If Config[10] is 0, all GPIO pins in input tri-state mode after chip reset
  - If Config[10] is 1, all GPIO pins in Quasi-bidirectional mode after chip reset
- I/O pin internal pull-up resistor enabled only in Quasi-bidirectional I/O mode
- Enabling the pin interrupt function will also enable the pin wake-up function



# 6.6 Timer Controller (TIMER)

### 6.6.1 Overview

The timer controller includes four 32-bit timers, TIMER0 ~ TIMER3, allowing user to easily implement a timer control for applications. The timer can perform functions, such as frequency measurement, delay timing, clock generation, and event counting by external input pins, and interval measurement by external capture pins.

### 6.6.2 Features

- Four sets of 32-bit timers with 24-bit up counter and one 8-bit prescale counter
- Independent clock source for each timer
- Provides four timer counting modes: one-shot, periodic, toggle and continuous counting
- Time-out period = (Period of timer clock input) \* (8-bit prescale counter + 1) \* (24-bit TCMP)
- Maximum counting cycle time = (1 / T MHz) \* (2<sup>8</sup>) \* (2<sup>24</sup>), T is the period of timer clock
- 24-bit up counter value is readable through TDR (Timer Data Register)
- Supports event counting function to count the event from external counter pin (TM0~TM3)
- Supports external pin capture (TM0\_EXT~TM3\_EXT) for interval measurement
- Supports external pin capture (TM0\_EXT~TM3\_EXT) for reset 24-bit up counter
- Supports chip wake-up from Idle/Power-down mode if a timer interrupt signal is generated



### 6.7 PWM Generator and Capture Timer (PWM)

### 6.7.1 Overview

The NUC131 provides two PWM generators — PWM0 and PWM1. Each PWM supports 6 channels of PWM output or input capture. There is a 12-bit prescaler to support flexible clock to the 16-bit PWM counter with 16-bit comparator. The PWM counter supports up, down and updown counter types. PWM uses the comparator compared with counter to generate events. These events are used to generate PWM pulse, interrupt and trigger signal for ADC to start conversion.

The PWM generator supports two standard PWM output modes: Independent mode and Complementary mode, which have difference architecture. In Complementary mode, there are two comparators to generate various PWM pulse with 12-bit dead-time generator. For PWM output control unit, it supports polarity output, independent pin mask, tri-state output enable and brake functions.

The PWM generator also supports input capture function to latch PWM counter value to the corresponding register when input channel has a rising transition, falling transition or both transition is happened.

### 6.7.2 Features

### 6.7.2.1 PWM function features

- Supports maximum clock frequency up to 100 MHz
- Supports up to two PWM modules, each module provides 6 output channels
- Supports independent mode for PWM output/Capture input channel
- Supports complementary mode for 3 complementary paired PWM output channel
  - Dead-time insertion with 12-bit resolution
  - Two compared values during one period
- Supports 12-bit pre-scalar from 1 to 4096
- Supports 16-bit resolution PWM counter, each module provides 3 PWM counters
  - Up, down and up/down counter operation type
- Supports mask function and tri-state enable for each PWM pin
- Supports brake function
  - Brake source from pin and system safety events (clock failed, Brown-out detection and CPU lockup)
  - Noise filter for brake source from pin
  - Edge detect brake source to control brake state until brake interrupt cleared
  - Level detect brake source to auto recover function after brake condition removed
- Supports interrupt on the following events:
  - PWM counter match zero, period value or compared value
  - Brake condition happened
- Supports trigger ADC on the following events:



PWM counter match zero, period value or compared value

### 6.7.2.2 Capture Function Features

- Supports up to 12 capture input channels with 16-bit resolution
- Supports rising or falling capture condition
- Supports input rising/falling capture interrupt
- Supports rising/falling capture with counter reload option

### 6.7.2.3 Compare table

Feature	PWM	ВРШМ		
Counter number	2 channels share 1 timer, total 6 timers	6 channels share 1 timer, total 1 timer		
Complementary mode	V	X		
Dead-time function	V	X		
Brake function	V	X		
Capture reload	2 channels reload 1 timer	6 channels reload 1 timer		

Table 6-5 PWM and BPWM Features Different Table



## 6.8 Basic PWM Generator and Capture Timer (BPWM)

#### 6.8.1 Overview

The NUC131 provides two BPWM generators — BPWM0 and BPWM1. Each BPWM supports 6 channels of BPWM output or input capture. There is a 12-bit prescaler to support flexible clock to the 16-bit BPWM counter with 16-bit comparator. The BPWM counter supports up, down and updown counter types, all 6 channels share one counter. BPWM uses the comparator compared with counter to generate events. These events are used to generate BPWM pulse, interrupt and trigger signal for ADC to start conversion. For BPWM output control unit, it supports polarity output, independent pin mask and tri-state output enable.

The BPWM generator also supports input capture function to latch BPWM counter value to corresponding register when input channel has a rising transition, falling transition or both transition is happened.

### 6.8.2 Features

#### 6.8.2.1 BPWM function features

- Supports maximum clock frequency up to 100 MHz
- Supports up to two BPWM modules, each module provides 6 output channels
- Supports independent mode for BPWM output/Capture input channel
- Supports 12-bit pre-scalar from 1 to 4096
- Supports 16-bit resolution BPWM counter, each module provides 1 BPWM counter
  - Up, down and up/down counter operation type
- Supports mask function and tri-state enable for each BPWM pin
- Supports interrupt on the following events:
  - BPWM counter match zero, period value or compared value
- Supports trigger ADC on the following events:
  - BPWM counter match zero, period value or compared value

#### 6.8.2.2 Capture Function Features

- Supports up to 12 capture input channels with 16-bit resolution
- Supports rising or falling capture condition
- Supports input rising/falling capture interrupt
- Supports rising/falling capture with counter reload option



# 6.8.2.3 Compare table

Feature	PWM	BPWM		
Counter number	2 channels share 1 timer, total 6 timers	6 channels share 1 timer, total 1 timer		
Complementary mode	V	X		
Dead-time function	V	X		
Brake function	V	X		
Capture reload	2 channels reload 1 timer	6 channels reload 1 timer		

Table 6-6 PWM and BPWM Features Different Table



# 6.9 Watchdog Timer (WDT)

### 6.9.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

### 6.9.2 Features

- 18-bit free running up counter for Watchdog Timer time-out interval.
- Selectable time-out interval (2<sup>4</sup> ~ 2<sup>18</sup>) WDT\_CLK cycle and the time-out interval period is 104 ms ~ 26.3168 s if WDT\_CLK = 10 kHz.
- System kept in reset state for a period of (1 / WDT\_CLK) \* 63
- Supports Watchdog Timer reset delay period
  - Selectable it includes (1026 \ 130 \ 18 or 3) \* WDT\_CLK reset delay period.
- Supports to force Watchdog Timer enabled after chip powered on or reset while CWDTEN (CONFIG0[31] Watchdog Enable) bit is set to 0.
- Supports Watchdog Timer time-out wake-up function only if WDT clock source is selected as 10 kHz



# 6.10 Window Watchdog Timer (WWDT)

### 6.10.1 Overview

The Window Watchdog Timer is used to perform a system reset within a specified window period to prevent software run to uncontrollable status by any unpredictable condition.

## 6.10.2 Features

- 6-bit down counter value (WWDTVAL[5:0]) and 6-bit compare window value (WWDTCR[21:16]) to make the WWDT time-out window period flexible
- Supports 4-bit value to programmable maximum 11-bit prescale counter period of WWDT counter



# **6.11 UART Interface Controller (UART)**

### 6.11.1 Overview

The NuMicro™ NUC131 series provides up to six channels of Universal Asynchronous Receiver/Transmitters (UART). UART0/UART1/UART2 supports 16 bytes entry FIFO and UART3/UART4/UART5 support 1 byte buffer for data payload. Besides, only UART0 and UART1 support the flow control function. The UART Controller performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function. UART0/UART1 provides RS-485 function mode. UART0/UART1/UART2 provides LIN master/slave function.

#### 6.11.2 Features

- Full duplex, asynchronous communications
- Separates receive / transmit 16/16 bytes (UART0/UART1/UART2 support) entry FIFO and 1/1 bytes buffer for data payloads (UART3/UART4/UART5 support)
- Supports hardware auto-flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0/UART1 support).
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports CTS wake-up function (UART0/UART1 support)
- Supports 7-bit receiver buffer time-out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting DLY (UA\_TOR [15:8]) register
- Supports break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
  - Programmable data bit length, 5-, 6-, 7-, 8-bit character
  - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
  - Programmable stop bit length, 1, 1.5, or 2 stop bit generation
- IrDA SIR function mode
  - Supports 3/16-bit duration for normal mode
- LIN function mode (UART0/UART1/UART2 support)
  - Supports LIN master/slave mode
  - Supports programmable break generation function for transmitter
  - Supports break detect function for receiver
- RS-485 function mode. (UART0/UART1 support)
  - Supports RS-485 9-bit mode
  - Supports hardware or software direct enable control provided by RTS pin.



### 6.12 I2C Serial Interface Controller (I2C)

### 6.12.1 Overview

I<sup>2</sup>C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I<sup>2</sup>C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

### 6.12.2 Features

The I<sup>2</sup>C bus uses two wires (I2Cn\_SDA and I2Cn\_SCL) to transfer information between devices connected to the bus. The main features of the I<sup>2</sup>C bus include:

- Supports up to two I<sup>2</sup>C serial interface controller
- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allow devices with different bit rates to communicate via one serial bus
- Built-in a 14-bit time-out counter requesting the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows.
- Programmable clocks allow for versatile rate control
- Supports 7-bit addressing mode
- Supports multiple address recognition (four slave address with mask option)
- Supports Power-down wake-up function



## 6.13 Serial Peripheral Interface (SPI)

### 6.13.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol that operates in full duplex mode. Devices communicate in Master/Slave mode with the 4-wire bidirection interface. The NuMicro™ NUC131 series contains one set of SPI controllers performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. This SPI controller can be configured as a master or a slave device.

The SPI controller supports the variable bus clock function for special applications.

#### 6.13.2 Features

- One set of SPI controller
- Supports Master or Slave mode operation
- Supports Dual I/O Transfer mode
- Configurable bit length of a transaction word from 8 to 32 bits
- Provides separate 8-layer depth transmit and receive FIFO buffers
- Supports MSB first or LSB first transfer sequence
- Supports the Byte Reorder function
- Supports Byte or Word Suspend mode
- Variable output bus clock frequency in Master mode
- Supports 3-wire, no slave select signal, bi-direction interface



## 6.14 Controller Area Network (CAN)

### 6.14.1 Overview

The C\_CAN consists of the CAN Core, Message RAM, Message Handler, Control Registers and Module Interface. The CAN Core performs communication according to the CAN protocol version 2.0 part A and B. The bit rate can be programmed to values up to 1MBit/s. For the connection to the physical layer, additional transceiver hardware is required.

For communication on a CAN network, individual Message Objects are configured. The Message Objects and Identifier Masks for acceptance filtering of received messages are stored in the Message RAM. All functions concerning the handling of messages are implemented in the Message Handler. These functions include acceptance filtering, the transfer of messages between the CAN Core and the Message RAM, and the handling of transmission requests as well as the generation of the module interrupt.

The register set of the C\_CAN can be accessed directly by the software through the module interface. These registers are used to control/configure the CAN Core and the Message Handler and to access the Message RAM.

#### 6.14.2 Features

- Supports CAN protocol version 2.0 part A and B.
- Bit rates up to 1 MBit/s.
- 32 Message Objects.
- Each Message Object has its own identifier mask.
- Programmable FIFO mode (concatenation of Message Objects).
- Maskable interrupt.
- Disabled Automatic Re-transmission mode for Time Triggered CAN applications.
- Programmable loop-back mode for self-test operation.
- 16-bit module interfaces to the AMBA APB bus.
- Supports wake-up function



## 6.15 Analog-to-Digital Converter (ADC)


### 6.15.1 Overview

The NuMicro™ NUC131 series contains one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports three operation modes: single, single-cycle scan and continuous scan mode. The A/D converter can be started by software, PWM, BPWM trigger and external STADC pin.

### 6.15.2 Features

- Analog input voltage range: 0~V<sub>REF</sub>
- 12-bit resolution and 10-bit accuracy is guaranteed
- Up to 8 single-end analog input channels or 4 differential analog input channels
- Up to 1 MSPS conversion rate (chip working at 5V)
- Three operating modes
  - Single mode: A/D conversion is performed one time on a specified channel
  - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the smallest numbered channel to the largest numbered channel
  - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion
- An A/D conversion can be started by:
  - Writing 1 to ADST bit (ADCR[11])through software
  - PWM and BPWM trigger
  - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators
- Supports two set digital comparators. The conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting
- Channel 7 supports 2 input sources: external analog voltage, and internal Band-gap voltage

## 7 APPLICATION CIRCUIT





# 8 ELECTRICAL CHARACTERISTICS

# 8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN.	MAX	UNIT
DC Power Supply	V <sub>DD</sub> -V <sub>SS</sub>	-0.3	+7.0	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	4	24	MHz
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Storage Temperature	T <sub>ST</sub>	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of V <sub>ss</sub>			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



# 8.2 DC Electrical Characteristics

( $V_{DD}$ - $V_{SS}$ =5.5 V,  $T_A$  = 25°C,  $F_{OSC}$  = 50 MHz unless otherwise specified.)

DADAMETED	0)/84	SPECIFICATION				TE.	T CONDITIO	2110		
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT		TES	ST CONDITIO	JNS	
Operation Voltage	$V_{DD}$	2.5		5.5	V	$V_{DD} = 2.5V$	~ 5.5V up to	50 MHz		
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3	0	0.3	٧	A STATE OF THE STA				
LDO Output Voltage	$V_{LDO}$	1.62	1.8	1.98	٧	V <sub>DD</sub> ≥ 2.5V	-(	W.	CL	
Dand on Malkana	.,,		1.20		V	V <sub>DD</sub> = 2.5 V	~ 5.5 V, T <sub>A</sub>	= 25°C	20 7	2
Band-gap Voltage	$V_{BG}$	1.19	1.20	1.22	V	$V_{DD} = 2.5 \text{ V}$	~ 5.5 V, T <sub>A</sub>	= -40°C~105	5°C	
Analog Operating Voltage	$AV_{DD}$		$V_{DD}$		٧			log function, onding analo		
Operating Current	I <sub>DD1</sub>		26		mA	$V_{DD}$	HXT	HIRC	PLL	All digital module
Normal Run Mode at 50 MHz						5.5V	12 MHz	Х	V	٧
while(1){} executed	I <sub>DD2</sub>		12		mA	5.5V	12 MHz	Х	V	Х
from flash V <sub>LDO</sub> =1.8 V	I <sub>DD3</sub>		24		mA	3.3V	12 MHz	Х	V	V
	I <sub>DD4</sub>		11		mA	3.3V	12 MHz	Х	V	Х
Operating Current	I <sub>DD5</sub>	-	10	-	mA	5.5V	Х	V	X	V
Normal Run Mode at 22.1184 MHz	I <sub>DD6</sub>	-	4.1	-	mA	5.5V	Х	V	X	Х
while(1){} executed	I <sub>DD7</sub>	-	10	-	mA	3.3V	Х	V	X	V
from flash VLDO =1.8 V	I <sub>DD8</sub>	-	4.1	-	mA	3.3V	Х	V	Х	Х
Operating Current	I <sub>DD9</sub>		8.3		mA	5.5V	12 MHz	Х	Х	٧
Normal Run Mode at 12 MHz	I <sub>DD10</sub>		4.3		mA	5.5V	12 MHz	Х	Х	Х
while(1){} executed from flash	I <sub>DD11</sub>		6.8		mA	3.3V	12 MHz	Х	Х	٧
V <sub>LDO</sub> =1.8 V	I <sub>DD12</sub>		2.8		mA	3.3V	12 MHz	Х	Х	Х
Operating Current	I <sub>DD13</sub>		3.9		mA	5.5V	4 MHz	Х	Х	٧
Normal Run Mode at 4 MHz	I <sub>DD14</sub>	12	2.6		mA	5.5V	4 MHz	Х	Х	Х
while(1){} executed	I <sub>DD15</sub>	0	2.6		mA	3.3V	4 MHz	Х	Х	٧
from flash V <sub>LDO</sub> =1.8 V	I <sub>DD16</sub>	2	1.3		mA	3.3V	4 MHz	Х	Х	Х
Operating Current	I <sub>DD21</sub>	(III)	111	3	μА	VDD	HXT/LXT	LIRC (kHz)	PLL	All digital module



		;	SPECIFIC	PECIFICATION						
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT		TES	ST CONDITION	ONS	
Normal Run Mode					)	5.5V	X	10	Х	V
at 10 kHz while(1){} executed	I <sub>DD22</sub>		108		μА	5.5V	х	10	Х	Х
from flash	I <sub>DD23</sub>		98		μА	3.3V	Х	10	Х	٧
VLDO =1.8 V	I <sub>DD24</sub>		96		μА	3.3V	х	10	Х	Х
	I <sub>IDLE1</sub>		21		mA	VDD	НХТ	HIRC	PLL	All digital module
Operating Current  Idle Mode						5.5V	12 MHz	Х	V	٧
at 50 MHz	I <sub>IDLE2</sub>		8		mA	5.5V	12 MHz	×	V	Х
VLDO =1.8 V	I <sub>IDLE3</sub>		20		mA	3.3V	12 MHz	X	V	V
	I <sub>IDLE4</sub>		6.7		mA	3.3V	12 MHz	Х	V	X
Operating Current	I <sub>IDLE5</sub>	-	7.7	=	mA	5.5V	Х	V	Χ	X
	I <sub>IDLE6</sub>	-	2.1	-	mA	5.5V	Х	V	X	X
at 22.1184 MHz	I <sub>IDLE7</sub>	-	7.7	-	mA	3.3V	Х	V	Х	V
VLDO =1.8 V	I <sub>IDLE8</sub>	-	2.1	-	mA	3.3V	Х	V	Х	Х
	I <sub>IDLE9</sub>		7.3		mA	5.5V	12 MHz	Х	Х	V
Operating Current Idle Mode at 12 MHz	I <sub>IDLE10</sub>		3.2		mA	5.5V	12 MHz	Х	Х	Х
	I <sub>IDLE11</sub>		5.8		mA	3.3V	12 MHz	Х	Х	V
V <sub>LDO</sub> =1.8 V	I <sub>IDLE12</sub>		1.7		mA	3.3V	12 MHz	Х	Х	Х
	I <sub>IDLE13</sub>		3.6		mA	5.5V	4 MHz	Х	Х	V
Operating Current Idle Mode	I <sub>IDLE14</sub>		2.2		mA	5.5V	4 MHz	Х	Х	Х
at 4 MHz	I <sub>IDLE15</sub>		2.3		mA	3.3V	4 MHz	Х	Х	V
V <sub>LDO</sub> =1.8 V	I <sub>IDLE16</sub>		0.96		mA	3.3V	4 MHz	Х	Х	Х
The state of	I <sub>IDLE21</sub>		110		μА	$V_{DD}$	HXT/LXT	LIRC (kHz)	PLL	All digital module
Operating Current						5.5V	Х	10	Х	V
Idle Mode	I <sub>IDLE22</sub>		107		μА	5.5V	Х	10	Х	Х
at 10 kHz	I <sub>IDLE23</sub>		97		μА	3.3V	Х	10	Х	٧
E K	I <sub>IDLE24</sub>	12	95		μА	3.3V	Х	10	Х	Х
Standby Current Power-down Mode	I <sub>PWD1</sub>	0	15		μА	$V_{DD}$	HXT/HIRC PLL	LXT (kHz)	RTC	RAM retension
(Deep Sleep Mode)	100	0	3			5.5V	Х	Х	Х	٧
$V_{LDO}$ =1.6 $V$	I <sub>PWD2</sub>	(11)	15	2	μΑ	5.5V	Х	Х	Х	٧

		SPECIFICATION								
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT		TES	ST CONDITIO	NS	
	I <sub>PWD3</sub>		17		μА	3.3V	X	32.768	V	V
	I <sub>PWD4</sub>		17		μА	3.3V	X	32.768	V	V
	I <sub>PWD5</sub>		10		μА	5.5V	Χ	Х	Х	Х
	I <sub>PWD6</sub>		9		μА	3.3V	Χ	Х	Х	Х
Input Current PA, PB, PC, PD, PE, PF (Quasi-bidirectional mode)	I <sub>IN1</sub>		-67	-75	μА	V <sub>DD</sub> = 5.5V,	$V_{IN} = 0V$ or	$V_{IN}=V_{DD}$	),	
Input Leakage Current PA, PB, PC, PD, PE, PF	I <sub>LK</sub>	-1	ı	+1	μА	V <sub>DD</sub> = 5.5V, Open-drain		y mode.	SI	2
Logic 1 to 0 Transition Current PA~PF (Quasi- bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>		-610	-650	μА	$V_{DD} = 5.5V,$	V <sub>IN</sub> =2.0V		10	
Input Low Voltage PA, PB, PC, PD, PE,	W	-0.3	1	0.8	V	$V_{DD} = 4.5V$				
PF (TTL input)	V <sub>IL1</sub>	-0.3	-	0.6	V	$V_{DD} = 2.5V$				40
Input High Voltage	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V				
PÅ, PB, PC, PD, PE, PF (TTL input)		1.5		V <sub>DD</sub> +0.2		V <sub>DD</sub> =3.0V				
nput Low Voltage	$V_{IL3}$	0	ı	0.8	V	$V_{DD} = 4.5V$				
XT1_IN <sup>[*2]</sup>	V IL3	0	-	0.4	V	$V_{DD} = 3.0V$				
Input High Voltage	$V_{IH3}$	3.5	1	V <sub>DD</sub> +0.3	٧	$V_{DD} = 5.5V$				
XT1_IN <sup>[*2]</sup>	V IH3	2.4	-	V <sub>DD</sub> +0.3		$V_{DD} = 3.0V$				
Negative going threshold (Schmitt input), nRESET	V <sub>ILS</sub>	-0.3	1	0.2V <sub>DD</sub>	V					
Positive going threshold (Schmitt input), nRESET	V <sub>IHS</sub>	0.7 V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V					
Internal nRESET pin pull up resistor	R <sub>RST</sub>	40		150	kΩ					
Negative going hreshold (Schmitt input),	$V_{ILS}$	-0.3	2	0.3 VDD	V					
Positive going threshold (Schmitt input),	$V_{IHS}$	0.7 V <sub>DD</sub>	0	V <sub>DD</sub> +0.3	V					




PARAMETER	SYM.	5	SPECIFIC	ATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Source Current PA,	I <sub>SR11</sub>	-300	-400		μА	$V_{DD} = 4.5V, V_{S} = 2.4V$
PB, PC, PD, PE, PF (Quasi-bidirectional	I <sub>SR12</sub>	-50	-80		μА	$V_{DD} = 2.7V, V_{S} = 2.2V$
Mode)	I <sub>SR12</sub>	-40	-73		μА	$V_{DD} = 2.5V, V_{S} = 2.0V$
O O	I <sub>SR21</sub>	-20	-26		mA	$V_{DD} = 4.5V, V_{S} = 2.4V$
Source Current PA, PB, PC, PD, PE, PF (Push-pull Mode)	I <sub>SR22</sub>	-3	-5.2		mA	$V_{DD} = 2.7V, V_{S} = 2.2V$
(Push-pull Mode)	I <sub>SR22</sub>	-2.5	-5		mA	$V_{DD} = 2.5V, V_{S} = 2.0V$
Sink Current PA, PB,	I <sub>SK1</sub>	10	17		mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 0.45V
PC, PD, PE, PF (Quasi-bidirectional	I <sub>SK1</sub>	6	11		mA	$V_{DD} = 2.7V, V_{S} = 0.45V$
and Push-pull Mode)	I <sub>SK1</sub>	5	10		mA	$V_{DD} = 2.5V, V_{S} = 0.45V$

### Note:

- 1. nRESET pin is a Schmitt trigger input.
- 2. Crystal Input is a CMOS input.
- 3. Pins of PA, PB, PC, PD, PE and PF can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub> = 5.5 V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2 V.

### 8.3 AC Electrical Characteristics

# 8.3.1 External 4~24 MHz High Speed Oscillator



Note: Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
t <sub>CHCX</sub>	Clock High Time		10	- 9	37 6	nS
t <sub>CLCX</sub>	Clock Low Time		10	-	40	nS
t <sub>CLCH</sub>	Clock Rise Time		2	-	15	nS
t <sub>CHCL</sub>	Clock Fall Time		2	-	15	nS

# 8.3.2 External 4~24 MHz High Speed Crystal

SYMBOL	PARAMETER	CONDITION	MIN.	TYP	MAX.	UNIT
$V_{HXT}$	Operation Voltage V <sub>DD</sub>	-	2.5	=	5.5	V
T <sub>A</sub>	Temperature	-	-40	=	105	$^{\circ}$
	Operating Current	12 MHz at V <sub>DD</sub> = 5V	-	2	=	mA
Інхт	Operating Current	12 MHz at V <sub>DD</sub> = 3V		0.8		mA
f <sub>HXT</sub>	Clock Frequency	External crystal	4		24	MHz

# 8.3.2.1 Typical Crystal Application Circuits

X	CRYSTAL	C1	C2	R
	4 MHz ~ 24 MHz	10~20pF	10~20pF	without






Figure 8-1 Typical Crystal Application Circuit

# 8.3.3 Internal 22.1184 MHz High Speed Oscillator

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$V_{HRC}$	Operation Voltage V <sub>DD</sub>	-	2.5	-	5.5	V
	Center Frequency	-	-	22.1184	- 1/1	MHz
f <sub>HRC</sub>		+25°C; V <sub>DD</sub> =5 V	-1	-	+1	%
THRC	Calibrated Internal Oscillator Frequency	-40°C~+105°C; V <sub>DD</sub> =2.5 V~5.5 V	-2	-	+2	%
I <sub>HRC</sub>	Operation Current	V <sub>DD</sub> =5 V	-	744	-	uA






Figure 8-2 HIRC Accuracy vs. Temperature

# 8.3.4 Internal 10 kHz Low Speed Oscillator

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$V_{LRC}$	Operation Voltage V <sub>DD</sub>	-	2.5	=	5.5	V
f <sub>LRC</sub>	Center Frequency	-	-	10	-	kHz
700		+25°C; V <sub>DD</sub> =5 V	-10	-	+10	%
<b>拉</b>	Calibrated Internal Oscillator Frequency	-40°C~+105°C; V <sub>DD</sub> =2.5 V~5.5 V	-50	-	+50	%




# 8.4 Analog Characteristics

# 8.4.1 12-bit SARADC Specification

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	170	-	12	Bit
DNL	Differential nonlinearity error	1	-1~2	-1~4	LSB
INL	Integral nonlinearity error	1/10/13	±2	±4	LSB
Eo	Offset error	100	3	-	LSB
E <sub>G</sub>	Gain error (Transfer gain)	40	-3	5	-
E <sub>A</sub>	Absolute Error	5-4	4	90	LSB
-	Monotonic		Guarantee	d (	1
F <sub>ADC</sub>	ADC clock frequency (AV <sub>DD</sub> = 4.5V~5.5V)	-	-9	21	MHz
Fs	Sample rate (F <sub>ADC</sub> /T <sub>CONV</sub> )	-	-	1000	kSPS
T <sub>ACQ</sub>	Acquisition Time (Sample Stage)		2~9	()	1/F <sub>ADC</sub>
T <sub>CONV</sub>	Total Conversion Time		16~23		
$V_{DDA}$	Supplt Current	3	-	5.5	V
I <sub>DDA</sub>	Supply current (Avg.)		2.9		mA
V <sub>IN</sub>	Input voltage	0	-	$AV_{DD}$	V
C <sub>IN</sub>	Input Capacitance		6		pF
R <sub>IN</sub>	Input Load		6.5		kΩ





## 8.4.2 LDO and Power Management Specification

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
$V_{DD}$	Input Voltage V <sub>DD</sub>	2.5		5.5	٧	V <sub>DD</sub> input voltage
$V_{LDO}$	Output Voltage	1.62	1.8	1.98	V	V <sub>DD</sub> > 2.5 V
T <sub>A</sub>	Operating Temperature	-40	25	105	$^{\circ}\!\mathbb{C}$	

## Note:

- 1. It is recommended a  $0.1\mu F$  bypass capacitor is connected between VDD and the closest VSS pin of the device.
- 2. For ensuring power stability, a  $1\mu F$  Capacitor must be connected between LDO\_CAP pin and the closest VSS pin of the device..



# 8.4.3 Low Voltage Reset Specification

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$AV_{DD}$	Operation Voltage	0	0	-	5.5	٧
T <sub>A</sub>	Quiescent Current	AV <sub>DD</sub> =5.5 V	0	1	5	μА
I <sub>LVR</sub>	Operation Temperature	- (10)	-40	25	105	$^{\circ}\mathbb{C}$
		TA = 25 ℃	2.00	2.0	2.4	٧
$V_LVR$	Threshold Voltage	TA = -40 °C	1.95	1.98	2.02	V
		TA = 105 °C	2.04	2.13	2.25	٧

# 8.4.4 Brown-out Detector Specification

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$AV_{DD}$	Operation Voltage	-	0	-	5.5	V
$T_A$	Temperature	-	-40	25	105	$^{\circ}\!\mathbb{C}$
I <sub>BOD</sub>	Quiescent Current	AVDD=5.5 V	-	-	140	μΑ
		BOD_VL[1:0]=11	4.45	4.53	4.56	V
	Brown-out Voltage (Falling edge)	BOD_VL [1:0]=10	3.74	3.8	3.84	V
$V_{BOD}$		BOD_VL [1:0]=01	2.73	2.77	2.8	V
		BOD_VL [1:0]=00	2.22	2.25	2.28	V
	Brown-out Voltage (Rising edge)	BOD_VL[1:0]=11	4.34	4.39	4.41	V
$V_{BOD}$		BOD_VL [1:0]=10	3.65	3.69	3.71	V
		BOD_VL [1:0]=01	2.66	2.69	2.7	V
		BOD_VL [1:0]=00	2.16	2.19	2.2	V

# 8.4.5 Power-on Reset Specification

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
T <sub>A</sub>	Operation Temperature	-	-40	25	105	$^{\circ}$ C
$V_{POR}$	Reset Voltage	V+	1.6	2	2.4	V
$V_{POR}$	VDD Start Voltage to Ensure Power-on Reset	-	-	-	100	mV
RR <sub>VDD</sub>	VDD Raising Rate to Ensure Power-on Reset	-	0.025	-	-	V/ms
t <sub>POR</sub>	Minimum Time for VDD Stays at VPOR to Ensure Power-on Reset		0.5	-	-	ms




Figure 8-3 Power-up Ramp Condition



### 8.5 Flash DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>FLA</sub> <sup>[1]</sup>	Supply Voltage		1.62	1.8	1.98	V <sup>[2]</sup>
N <sub>ENDUR</sub>	Endurance		20000	=	-	cycles <sup>[2]</sup>
$T_RET$	Data Retention	At 85°C	100	=	-	year
T <sub>ERASE</sub>	Page Erase Time	<b>X</b>	20	W .	-	ms
T <sub>MER</sub>	Mass Erase Time	X	40	W.	-	ms
$T_{PROG}$	Program Time		40	10	<u> -</u>	μs

#### Note:

- 1.  $V_{\text{FLA}}$  is source from chip LDO output voltage 2. Number of program/erase cycles.



# 8.6 I2C Dynamic Characteristics

OVMDOL	PARAMETER	STANDAR	D MODE <sup>[1][2]</sup>	FAST M		
SYMBOL		MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>LOW</sub>	SCL low period	90	dir 1			uS
t <sub>HIGH</sub>	SCL high period		COLD TO S	20		uS
t <sub>SU; STA</sub>	Repeated START condition setup time		10/ V	X		uS
t <sub>HD; STA</sub>	START condition hold time	4	7/11/2	0.6	-	uS
t <sub>su; sto</sub>	STOP condition setup time	4	- 10	0.6	20.	uS
t <sub>BUF</sub>	Bus free time	4.7 <sup>[3]</sup>	-	1.2 <sup>[3]</sup>	40-	uS
t <sub>SU;DAT</sub>	Data setup time	250	-	100	20	nS
t <sub>HD;DAT</sub>	Data hold time	O <sup>[4]</sup>	3.45 <sup>[5]</sup>	0 <sup>[4]</sup>	0.8 <sup>[5]</sup>	uS
t <sub>r</sub>	SCL/SDA rise time	-	1000	20+0.1Cb	300	nS
t <sub>f</sub>	SCL/SDA fall time	-	300	-	300	nS
Сь	Capacitive load for each bus line	-	400	-	400	pF

#### Note:

- 1. Guaranteed by design, not tested in production.
- 2. HCLK must be higher than 2 MHz to achieve the maximum standard mode I2C frequency. It must be higher than 8 MHz to achieve the maximum fast mode I2C frequency.
- 3. I2C controller must be retriggered immediately at slave mode after receiving STOP condition.
- 4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
- 5. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.




Figure 8-4 I2C Timing Diagram



# 8.7 SPI Dynamic Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
	SPI Master Mode (VDD = 4	1.5 V ~ 5.5 V, 0 pF loa	ading Capacitor)		•
t <sub>DS</sub>	Data setup time	0	- 4	-	ns
t <sub>DH</sub>	Data hold time	4	7K	-	ns
t <sub>V</sub>	Data output valid time	- //	1× ,	2	ns
	SPI Master Mode (VDD = 3	3.0 V ~ 3.6 V, 0 pF loa	ading Capacitor)	tz	•
t <sub>DS</sub>	Data setup time	0	100		ns
t <sub>DH</sub>	Data hold time	4.5		ib S	ns
t <sub>V</sub>	Data output valid time	-	2	4	ns
	SPI Slave Mode (VDD = 4.	.5 V ~ 5.5 V, 0 pF loa	ding Capacitor)	26	(A) 27
t <sub>DS</sub>	Data setup time	0	-	- %	ns
t <sub>DH</sub>	Data hold time	3.5	-	-	ns
t <sub>V</sub>	Data output valid time	-	16	22	ns
	SPI Slave Mode (VDD = 3.	.0 V ~ 3.6 V, 0 pF loa	ding Capacitor)		2
t <sub>DS</sub>	Data setup time	0	-	-	ns
t <sub>DH</sub>	Data hold time	4.5	-	-	ns
t <sub>V</sub>	Data output valid time	-	18	24	ns




Figure 8-5 SPI Master Mode Timing Diagram




Figure 8-6 SPI Slave Mode Timing Diagram



# 8.8 I2S Dynamic Characteristics

Symbol	Parameter	Min	Max	Unit	Test Conditions
t <sub>w(CKH)</sub>	I <sup>2</sup> S clock high time	42	1.7	1	Master f <sub>PCLK</sub> = MHz, data: 24 bits, audio
t <sub>w(CKL)</sub>	I <sup>2</sup> S clock low time	37	- 9	3	frequency = 256 kHz
t <sub>v(WS)</sub>	WS valid time	7	-		Master mode
t <sub>h(WS)</sub>	WS hold time	1	-	ns	Master mode
t <sub>su(WS)</sub>	WS setup time	34	-		Slave mode
t <sub>h(WS)</sub>	WS hold time	0	-	1	Slave mode
DuCy <sub>(SCK)</sub>	I <sup>2</sup> S slave input clock duty cycle	25	75	%	Slave mode
t <sub>su(SD_MR)</sub>	5	0	-		Master receiver
t <sub>su(SD_SR)</sub>	Data input setup time	0	-	1	Slave receiver
t <sub>h(SD_MR)</sub>	B	0	-	1	Master receiver
$t_{h(SD\_SR)}$	Data input hold time	0	-	1	Slave receiver
$t_{v(SD\_ST)}$	Data output valid time	-	32	ns	Slave transmitter (after enable edge)
t <sub>h(SD_ST)</sub>	Data output hold time	16	-	1	Slave transmitter (after enable edge)
$t_{v(SD\_MT)}$	Data output valid time	-	5	1	Master transmitter (after enable edge)
t <sub>h(SD_MT)</sub>	Data output hold time	0	-	1	Master transmitter (after enable edge)




Figure 8-7 I2S Master Mode Timing Diagram






Figure 8-8 I2S Slave Mode Timing Diagram

## 9 PACKAGE DIMENSIONS

# 9.1 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)



# 9.2 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)





### 10 REVISION HISTORY

REVISION	DATE	DESCRIPTION
1.00	Oct. 31, 2014	Preliminary version

## **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.