## **Batch: Hinglish**

## Weekly Test - 03 **Digital Logic Combinational Circuit**




**Time Duration - 50 Min** 

Maximum Marks - 20


**Note:** Negative Marking - 1/3, NAT no negative marking {For MSQs no part marking no negative marking( from week onwards)}

### Part A: 1 to 6 questions each will carry 1 marks (MCQs + NAT)

1. The logic gate of given multiplexer circuit is



- (a) AND
- (b) X-OR
- (c) XNOR
- (d) NAND
- 2. The logic function implemented by  $4 \times 1$  mux, is



- (a) A + B
- (b) A + B
- (c) A+B
- (d) A + B

- How many AND gates are required for a  $1 \times 8$  Demux
- 4. A multiplexer with a 4-bit data select input is a
  - (a)  $4 \times 1 \text{ mux}$
- (b)  $16 \times 1 \text{ mux}$
- (c)  $8 \times 1 \text{ mux}$
- (d)  $2 \times 1 \text{ mux}$
- 5. A designer has multiplexer units of size  $2 \times 1$  and multiplexer of size  $16 \times 1$  is to be realized. The number of units of  $2 \times 1$  mux is required will be
- 6. How many OR gates are required for an octal to binary encoder?
  - (a) 3


(b) 2

(c) 8


(d) 10

## Part A: 7 to 13 questions each will carry 2 marks (MCQs + NAT)

7. The logic gate is given multiplexer circuit is




- (a) AND
- (b) XOR
- (c) NAND
- (d) NOR
- 8. The logic function implemented by  $4 \times 1$  MUX, is




- (b) Z = x + y
- (d)  $x \oplus y$


9. The logic realized by the circuit shown in figure is





- (a)  $F = A \odot C$
- (b)  $F = A \oplus C$
- (c)  $F = B \odot C$
- (d)  $F = B \oplus C$
- **10.** Which one of the following circuits implements the Boolean function given below?

 $f(x, y, z) = m_0 + m_1 + m_3 + m_4 + m_5 + m_6$ where  $m_i$  is the  $i^{th}$  minterm.












In the  $4 \times 1$  multiplexer, the output F is given by F =  $A \oplus B$ . Find the required input  $I_3I_2I_1I_0$ .



- 1010 (a)
- (b) 0110
- (c) 1000
- (d) 1110
- The combinational logic circuit shown in the given **12.** figure has an output Q which is



- (a) ABC
- (b) A+B+C
- (c)  $A \oplus B \oplus C$
- (d) A . B + C
- Minimum number of NAND gates required to 13. implement following combinational circuit are\_\_\_\_\_.



# **Answer Key**

1. **(c)** 

2. **(b)** 

3. **(8)** 

**4. (b)** 5. (15)

6. (a)

7. (c)

8. (d) 9. (b)

10. (a) 11. (b)

12. (b)

13. (5)



## **Hints and solutions**

1. (c)  

$$Y = \overline{S_0}I_0 + S_0I_1$$

$$Y = \overline{A}\overline{B} + AB$$

$$Y = A \odot B$$

2. (b)  

$$f = 1.AB + 0.AB + 1.AB + AB.1$$
  
 $f = AB + AB + AB$   
 $f = B + AB = (B + B)(B + A)$ 

$$f = A + B$$


**3.** (8)


Number of AND gates = Number of output in DEMUX

**4.** (b)

 $16 \times 1$  mux is implemented with 4-bit data select input.

Number of units of  $2 \times 1$  MUXs required = 8 + 4 + 2 + 1 = 15 as demonstrated below. Select lines are assigned in reverse order starting from  $S_3$  (MSB of select lines)





$$Y = A + \overline{AB} = A + B$$

$$Z = O.Y + O.O$$

$$Z=Y=A+\overline{B}$$

$$Z = \overline{AB}$$

NAND Gate

$$z = \overline{x} y x + \overline{x} y y + x \overline{y} x + x y \cdot 0$$

$$z = \overline{x} y + x \overline{y} x$$

$$z = \overline{x} y + x \overline{y}$$

$$z = x \oplus y$$

$$F = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{A}C(B + \overline{B}) + A\overline{C}(B + \overline{B})$$

$$F = \overline{AC} + A\overline{C}$$

$$F = A \oplus C$$

### 10. (a)

$$f = \overline{y} \overline{z} \cdot 1 + \overline{y} \overline{z} \cdot 1 + y \overline{z} \cdot x + y \overline{z} \overline{x}$$

$$f = x \overline{y} \overline{z} + \overline{x} \overline{y} \overline{z} + x \overline{y} z + \overline{x} \overline{y} z + x y \overline{z} + \overline{x} y z$$

$$f = \overline{x} \overline{y} \overline{z} + \overline{x} \overline{y} z + \overline{x} yz + x \overline{y} \overline{z} + x \overline{y} z + x y \overline{z}$$

$$f(x, y, z) = (m_0, m_1, m_3, m_4, m_5, m_6)$$

### **11.** (b)

$$F = \overline{A}\overline{B}I_0 + \overline{A}BI_1 + A\overline{B}I_2 + ABI_3$$

Put 
$$I_0 = 0$$
,  $I_1 = 1$ ,  $I_2 = 1$ ,  $I_3 = 0$ 

$$F = \overline{AB} + AB^{-}$$

$$F = A \oplus B$$



$$Q = \overline{A}\overline{B}C + \overline{A}\overline{B} + A\overline{B} + AB$$

$$Q = \overline{A} (\overline{B}C + B) + A(\overline{B} + B)$$

$$Q = \overline{A} (\overline{B} + B)(B + C) + A Q$$

$$=A(\overline{B}+C)+A$$


$$Q = (\overline{A} + A)(A + B + C)$$

$$Q = A + B + C$$

## 13. (5)

$$f_1 = x \overline{y} + \overline{x} y = x \oplus y$$

$$f_2 = \bar{x} y$$



Hence 5 NAND gate required.



For more questions, kindly visit the library section: Link for web: <a href="https://smart.link/sdfez8ejd80if">https://smart.link/sdfez8ejd80if</a>

