

Abstract:

In this lab we worked with two 7-segment displays to display values from 0-9 and A-F. The lab had three parts. Part 1 and 2 had us implement the values stated above on one of the 7 segment displays by using switches to cycle through them in two different methods, part 1 was to implement it using logic equations, and part 2 was to implement the same thing using binary values. Lastly, for part 3 we had to make a counter that counted up to a specific double digit value that utilized both displays and once it reached that value it would reset back to zero.

Introduction:

The primary objective of this lab was to design and implement a 7-segment LED decoder using VHDL for displaying hexadecimal values based on binary inputs (SW0 to SW3). The 7-segment LED decoder works based on a common-cathode configuration, where the cathode is grounded and segments light up upon receiving a positive voltage signal. Each segment is individually controlled through GPIO pins to display characters by lighting combinations of the 7 segments. To display the numbers from 0 to F, we derived the boolean logic expressions by constructing K-maps from the truth table. The experimental setup involved us in programming the boolean expression in the template VHDL files provided in the eclass and then verifying the code via simulation and then implementing it on the Zybo Z7 FPGA board.

Design Section:

The screenshot shows the Quartus Project Manager interface. The left pane displays the project structure with a single source file 'lab3_part_1_and_2.vhd' selected. The right pane shows the source code for this file. The code is a VHDL behavioral architecture for a 7-segment display. It includes comments for two parts: Part I (uncommented code) and Part II (one section of code to be uncommented). The code uses logical operators AND, OR, and NOT to control seven segments (out_7seg(0) to out_7seg(6)) based on four input switches (SW0 to SW3).

```
PROJECT MANAGER - Lab 3 part 1
Sources ? □ ×
Design Sources (1)
    SevenSegments(Behavioral) (lab3_part_1_and_2.vhd)
Constraints (1)
Simulation Sources (1)
Utility Sources


Project Summary x lab3_part_1_and_2.vhd *
C:/Users/jwright1/Downloads/lab3_part_1_and_2.vhd
out_7seg : OUT STD_LOGIC_VECTOR (6 DOWNTO 0); -- Output for 7-Segment display
END SevenSegments;
ARCHITECTURE Behavioral OF SevenSegments IS
BEGIN
--Part I: Uncomment the code below for part I-----
out_7seg(0) <= (NOT SW(2) AND SW(1)) OR (SW(1) AND NOT SW(0)) OR (SW(3) AND NOT SW(2)) OR (SW(3) AND SW(0)) OR (NOT SW(3) AND SW(2)) AND NOT SW(1));
out_7seg(1) <= (NOT SW(3) AND NOT SW(1)) OR (NOT SW(3) AND SW(0)) OR (NOT SW(1) AND SW(0)) OR (NOT SW(3) AND SW(2)) OR (SW(3) AND NOT SW(2));
out_7seg(2) <= (NOT SW(2) AND NOT SW(0)) OR (NOT SW(2) AND SW(1)) OR (NOT SW(0) AND SW(1)) OR (NOT SW(3) AND NOT SW(1)) OR (NOT SW(3) AND SW(1)) OR (NOT SW(3) AND SW(0)) OR (SW(3) AND NOT SW(0));
out_7seg(3) <= (NOT SW(2) AND NOT SW(0)) OR (NOT SW(3) AND SW(1)) OR (SW(2) AND SW(1)) OR (SW(3) AND NOT SW(0)) OR (NOT SW(3) AND SW(2)) AND NOT SW(1));
out_7seg(4) <= (NOT SW(1) AND NOT SW(0)) OR (SW(2) AND NOT SW(0)) OR (SW(3) AND NOT SW(2)) OR (SW(3) AND SW(1)) OR (NOT SW(3) AND SW(2)) AND NOT SW(1));
out_7seg(5) <= (NOT SW(2) AND NOT SW(0)) OR (SW(1) AND NOT SW(0)) OR (SW(3) AND SW(1)) OR (SW(3) AND SW(2));
out_7seg(6) <= (SW(3) AND NOT SW(1)) OR (NOT SW(3) AND NOT SW(0)) OR (NOT SW(2) AND SW(1)) OR (SW(2) AND NOT SW(0)) OR (SW(2) AND SW(1)) AND NOT SW(0));
CC <= '1';
--End of part I-----
--Part II: Uncomment one of the code sections below for part II-----
process(sw) --if you prefer if-else statements
begin
    if (sw="0000") then out_7seg <= "";
    elsif (sw="0001") then out_7seg <= "";
    elsif (sw="0010") then out_7seg <= "";
    elsif (sw="0011") then out_7seg <= "";
    elsif (sw="0100") then out_7seg <= "";
end process;
```

Figure 1 : Code for Part 1

In the lab, we mostly had to program in VHDL. The template VHDL code that was provided to us in the eclass defined the logic for a 7-segment display to display hexadecimal values from 0-F with a 4-bit binary input (SW0 to SW3). The segments of the display are controlled by a defined output (out_7seg(0) to out_7seg(6)) to tell the display which segment of the display to light up. The first part of the lab was to implement the 7-segment display using boolean expressions that were derived by constructing K-maps from the truth table. Those boolean expressions were programmed in the template code using logical operators AND, OR and NOT to implement the

logic for outputting the required signals to the 7-segment display for different input combinations. The code consisted of a selection configuration to select which 7-segment display to route the signals (CC \leq 1 or 0) used to display the characters. The code for part 1 is shown in figure 1. Figure 2 is one of the circuit designs.

Figure 2: Circuit for segment A



```

PROJECT MANAGER - Lab 3 part 1
Sources
Design Sources (1)
    SevenSegments(Behavioral) (lab3_part_1_and_2.vhd)
Constraints (1)
Simulation Sources (1)
Utility Sources

Project Summary | lab3_part_1_and_2.vhd | C:/Users/jwright1/Downloads/lab3_part_1_and_2.vhd

68     -- end if;
69     -- end process;
70     CC <= '1';
71
72     process(sw) --if you prefer Case statements
73     begin
74         Case sw is
75             when "0000" => out_7seg <= "1111110";
76             when "0001" => out_7seg <= "0000110";
77             when "0010" => out_7seg <= "1101111";
78             when "0011" => out_7seg <= "1111111";
79             when "0100" => out_7seg <= "0010111";
80             when "0101" => out_7seg <= "1011011";
81             when "0110" => out_7seg <= "1111011";
82             when "0111" => out_7seg <= "0000110";
83             when "1000" => out_7seg <= "1111111"; --8
84             when "1001" => out_7seg <= "1011111"; --9
85             when "1010" => out_7seg <= "1101111";
86             when "1011" => out_7seg <= "1111011";
87             when "1100" => out_7seg <= "1111100";
88             when "1101" => out_7seg <= "1111110";
89             when "1110" => out_7seg <= "1111001";
90             when "1111" => out_7seg <= "0111001";
91             when others   out_7seg <= "0000000";
92     end case;
93     end process;
94     CC <= '0';
95
96 --End of part II=====
97

```

Figure 3: Code for part 2

The second part of the lab was to implement the same thing, without using the boolean expressions. The template that was provided to us used a case statement to control the 7-segment display based on the 4-bit binary input state of the switches. Like in part 1, the code uses a defined output (out_7seg(0) to out_7seg(6)) to assign a 7-bit value to light up the corresponding segment on the display. The code consists of a selection configuration like in part

HARDWARE MANAGER - localhost\linlin_xcfDiligent210351A77ACDA

There are no debug cores. Program device Refresh device

Hardware

Name: localhost(1) Status: Connected
 xilinx_lcfDiligent210351A77ACD Open
 arm_dap_0 (0) N/A
 xc7z010_1(1) Programmed
 XADC (System Monitor)

lab3_part3.vhd *

```

55 : BEGIN
56 :   IF rising_edge(clk) THEN
57 :     IF (count < clk_divider_forOneHz) THEN --dividing internal clk by 2^clk_divider_forOneHz
58 :       count <= count + '1';
59 :     ELSE
60 :       count <= (OTHERS => '0'); --1 second has passed
61 :       IF (SevenSeg_Count < max_SevenSeg_Count) THEN --up counting from 0 to last 2-digits of your student ID
62 :         SevenSeg_Count <= SevenSeg_Count + 1;-- Write code to count up SevenSeg_Count
63 :       ELSE
64 :         SevenSeg_Count <= 0;-- Reset SevenSeg_Count
65 :       END IF;
66 :     END IF;
67 :   END IF;
68 :   IF (count_7seg < clk_divider_for7seg) THEN --dividing internal clk by 2^clk_divider_for7seg
69 :     count_7seg <= count_7seg + '1';
70 :   ELSE
71 :     count_7seg <= (OTHERS => '0'); --5ms has passed
72 :     clk_out_7seg <= NOT clk_out_7seg;
73 :     --write your code here
74 :     -- toggle 'clk_out_7seg' which will be assigned to 'CC' later in code
75 :   END IF;
76 : END PROCESS;
77 :
78 : decimal_to_binary : PROCESS (SevenSeg_Count) --SevenSeg_show is 8 bits, write a code to show 4 MSBs on the left 7segment and 4 LSBs on right 7segment.
79 :   --SevenSeg_Count is an integer that needs to be converted to a vector format
80 : BEGIN
81 :   SevenSeg_show(7 DOWNTO 4) <- STD_LOGIC_VECTOR(to_unsigned(SevenSeg_Count / 10, 4)); --first digit of the last 2-digits of student ID is assigned to SevenSeg_show(7 c
82 :   SevenSeg_show(3 DOWNTO 0) <- STD_LOGIC_VECTOR(to_unsigned(SevenSeg_Count REM 10, 4)); --second digit of the last 2-digits of student ID is assigned to SevenSeg_show(7
83 : END PROCESS;
84 :
85 : Decoder_8bitsto2SevenSegments : PROCESS (clk_out_7seg, SevenSeg_show)
86 :   --SevenSeg_show is 8 bits, write a code to show 4 MSBs on the left 7segment and 4 LSBs on right 7segment.
87 :   --Hint: While clk_out_7seg is '1' you are displaying 4 digits on one segment and while it is '0' you are displaying on the other one.
88 : BEGIN --Here students can call a component from part 2 of the lab or reuse their code
89 :
90 :   IF (clk_out_7seg = '0') THEN
91 :
92 :     Case SevenSeg_show(7 DOWNTO 4) is
93 :       when "0000" => out_7seg <= "111110";
94 :       when "0001" => out_7seg <= "000011";
95 :       when "0010" => out_7seg <= "100001";
96 :       when "0011" => out_7seg <= "100111";
97 :       when "0100" => out_7seg <= "001011";
98 :       when "0101" => out_7seg <= "011011";
99 :       when "0110" => out_7seg <= "111101";
100 :      when "0111" => out_7seg <= "000110";
101 :      when "1000" => out_7seg <= "111111"; --0
102 :      when "1001" => out_7seg <= "101111"; --1
103 :      when others => out_7seg <= "00000000";
104 :    end case;
105 :
106 :    -- Write code to display the left digit
107 :
108 :  ELSE
109 :
110 :    Case SevenSeg_show(3 DOWNTO 0) is
111 :      when "0000" => out_7seg <= "111110";
112 :      when "0001" => out_7seg <= "0000110";
113 :    end case;

```

Hardware Device Properties

xc7z010_1

Name: xc7z010_1
 Part: xc7z010
 ID code: 13722093
 IR length: 6
 Status: Programmed
 Programming file: lrunsimpl_1/SevenSegments2digit
 Probes file:
 User chain count: 4

General Properties

Figure 4.1: Code for part 3

HARDWARE MANAGER - localhost\linlin_xcfDiligent210351A77ACDA

There are no debug cores. Program device Refresh device

Hardware

Name: localhost(1) Status: Connected
 xilinx_lcfDiligent210351A77ACD Open
 arm_dap_0 (0) N/A
 xc7z010_1(1) Programmed
 XADC (System Monitor)

lab3_part3.vhd *

```

79 : END PROCESS;
80 :
81 : decimal_to_binary : PROCESS (SevenSeg_Count) --SevenSeg_show is 8 bits, write a code to show 4 MSBs on the left 7segment and 4 LSBs on right 7segment.
82 :   --SevenSeg_Count is an integer that needs to be converted to a vector format
83 : BEGIN
84 :   SevenSeg_show(7 DOWNTO 4) <- STD_LOGIC_VECTOR(to_unsigned(SevenSeg_Count / 10, 4)); --first digit of the last 2-digits of student ID is assigned to SevenSeg_show(7 c
85 :   SevenSeg_show(3 DOWNTO 0) <- STD_LOGIC_VECTOR(to_unsigned(SevenSeg_Count REM 10, 4)); --second digit of the last 2-digits of student ID is assigned to SevenSeg_show(7
86 : END PROCESS;
87 :
88 : Decoder_8bitsto2SevenSegments : PROCESS (clk_out_7seg, SevenSeg_show)
89 :   --SevenSeg_show is 8 bits, write a code to show 4 MSBs on the left 7segment and 4 LSBs on right 7segment.
90 :   --Hint: While clk_out_7seg is '1' you are displaying 4 digits on one segment and while it is '0' you are displaying on the other one.
91 : BEGIN --Here students can call a component from part 2 of the lab or reuse their code
92 :
93 :   IF (clk_out_7seg = '0') THEN
94 :
95 :     Case SevenSeg_show(7 DOWNTO 4) is
96 :       when "0000" => out_7seg <= "111110";
97 :       when "0001" => out_7seg <= "000011";
98 :       when "0010" => out_7seg <= "100001";
99 :       when "0011" => out_7seg <= "100111";
100 :      when "0100" => out_7seg <= "001011";
101 :      when "0101" => out_7seg <= "011011";
102 :      when "0110" => out_7seg <= "111101";
103 :      when "0111" => out_7seg <= "000110";
104 :      when "1000" => out_7seg <= "111111"; --0
105 :      when "1001" => out_7seg <= "101111"; --1
106 :      when others => out_7seg <= "00000000";
107 :    end case;
108 :
109 :    -- Write code to display the left digit
110 :
111 :  ELSE
112 :
113 :    Case SevenSeg_show(3 DOWNTO 0) is
114 :      when "0000" => out_7seg <= "111110";
115 :      when "0001" => out_7seg <= "0000110";
116 :    end case;

```

Hardware Device Properties

xc7z010_1

Name: xc7z010_1
 Part: xc7z010
 ID code: 13722093
 IR length: 6
 Status: Programmed
 Programming file: lrunsimpl_1/SevenSegments2digit
 Probes file:
 User chain count: 4

General Properties

Figure 4.2: Continuation of code for part 3

```

HARDWARE MANAGER - localhost\ilinx_IcfDilgent210351A77ACDA
There are no debug cores. Program device Refresh device

Hardware Manager
lab3_part3.vhd *
C:/Users/jwright1/Downloads/lab_3_part3.vhd

Hardware Device Properties
xc7z010_1
Name: xc7z010_1
Part: xc7z010
ID code: 13722093
IR length: 6
Status: Programmed
Programming file: /run/impl_1/SevenSegments2digit
Probes file:
User chain count: 4

General Properties

lab3_part3.vhd *
C:/Users/jwright1/Downloads/lab_3_part3.vhd

-- Write code to display the left digit
100:    when "0011" => out_7seg <= "1001111";
101:    when "0100" => out_7seg <= "0001011";
102:    when "0101" => out_7seg <= "1010101";
103:    when "0110" => out_7seg <= "1111011";
104:    when "0111" => out_7seg <= "0000110";
105:    when "1000" => out_7seg <= "1111111"; --8
106:    when "1001" => out_7seg <= "1011111"; --9
107:    when others => out_7seg <= "0000000";
108: end case;
109:
110:
111: Case SevenSeg_show(3 DOWNTO 0) is
112:    when "0000" => out_7seg <= "1111110";
113:    when "0001" => out_7seg <= "0000110";
114:    when "0010" => out_7seg <= "1101101";
115:    when "0011" => out_7seg <= "1001111";
116:    when "0100" => out_7seg <= "0010111";
117:    when "0101" => out_7seg <= "1011011";
118:    when "0110" => out_7seg <= "0001111";
119:    when "0111" => out_7seg <= "1111111";
120:    when "1000" => out_7seg <= "1111111"; --8
121:    when "1001" => out_7seg <= "1011111"; --9
122:    when others => out_7seg <= "0000000";
123: end case;-- Write code to display the right digit
124: END IF;
125:
126: END PROCESS;
127:
128: -- Assigning CC signal
129: CC <= clk_out_7seg;
130:
131: END Behavioral;
132

```

Figure 4.3: Continuation of code for part 3

Finally in part 3 we had to create a counter that counts up to a specified digit. In **Figure 4.1** the first part of the code counts up at each rising edge. If the one's place value is less than 9 then it adds one to the one's place. If the one's place value is = 9 then it adds one to the ten's place value and sets the one's place value to 0. This keeps going on until it hits the specified number where in the bottom half of the code it checks if the count is equal to that number. If it's greater than that number it sets both the one's place value and the tens place value back to zero and it starts counting back up from 0. In **Figure 4.2** it states that when sending the information to the 7-segment display we send it as one package, thus the values 0-3 are for one display, and 4-7 are for the other display. Finally in **Figure 4.3** this is where the values are being sent to the displays. The board is not powerful enough to display values on both displays at the same time, therefore we use 'clk_out_7seg' to flip between writing to each display. If the value for the clk_out_7seg = 0 then it writes to the first display which is the one place value. Inside the if statement takes the last 4 digits of the 8 digit hexadecimal output and uses that to display the wanted value. If the value is 1 then it uses the else statement to write to the second display which is ten's place value. The if statement takes the first 4 digits of the 8 digit hexadecimal output and uses that to display the wanted value.

Experimental Procedure and Equipment:

Equipment: For this lab we used the Zybo Z7 FPGA board along with a common cathode 7-segment display connected to it. We used the 4 switches on the FPGA board for the 4-bit binary input. We used the lab computers with Xilinx Vivado installed, used to program the FPGA board.

Procedure: We first complete the programming in VHDL in the templates provided in the eclass. After that we simulate the design and check if all the outputs match with the inputs with the truth

table. When the outputs matched with the truth table correctly, we proceed to run implementation and generate a bitstream. After that we turn on the FPGA board, connect it with the computer and program the board. The procedure is the same for all the parts in the lab.

Results:




Figure 5: Simulation for part 1




Figure 6: Simulation for part 2




Figure 7: Simulation for part 3




Figure 8: Zybo Z7 FPGA with 7-segment display showing 18 for part 3

Discussion:

This lab was split into 3 parts. Where in part 1 and 2 our goal was to display all hexadecimal values on the 7 segment display provided. In part 3 the goal was to create a counter that counted up to a specified value then reset to count up to that number again. The first 2 parts showed how there are multiple different ways to code and implement logic. Even though both pieces of code did the same thing, part 2's code was a lot

cleaner and easier to understand. A major observation we made was that despite the limitation of the 7 segment display, we were still able to create a 2 digit counter. The board we used could only write to one of the 7 segment displays at once. To get around this issue we cycled through turning each display on and off quickly enough so that the human eye couldn't tell. This is a super clever way of getting around the hardware limitations

Conclusion:

In conclusion we were able to come up with the correct code and implement it to create the graphs and pictures above. The 7 segment displays worked indeed, but coding them to display the right thing was a bit tricky. Coding the counter was moderately difficult to create, but once the code was made it was easy to implement and simulate.

References:

- [1] Department of Electrical and Computer Engineering, *General Lab Report Style Guide*, University of Alberta, Fall 2017. [Accessed: November 19, 2024]
- [2] Department of Electrical and Computer Engineering, *ECE_210_LAB_3_revised*, University of Alberta, Fall 2014. [Accessed: November 19, 2024]
- [3]