Name & Surname : Sinan KARACA Date : 15 / 07 / 2021


Student ID: 8743013

INTRODUCTION

The purpose of the experiment is to implement half adder and full adder, each design consist of VHDL and verilog files. Each verilog or vhdl file consist of 1 bit adder components. The logic of the 1 adder components has been implement from truth table by applying K-Map method.

WORKING PRINCIPLE HALF ADDER


Each bit of half adder design are independent from each other, the logic of the design is shown down below,




The design consist of 4 oneBitComparator components, the logic circuit above has been designed with truth table of 4 bit magnitude comparator.

FULL ADDER

Each bit of full adder logic is shown down below, and also each bit of 4 bit full adder are dependent to each other. They are connected through Cout(0) to Cin(1).





VHDL CODE OF HALF ADDER

```
-- Project Name : Half Adder
-- File : skaraca_lab4
-- Creator : Sinan KARACA
-- Student number: 8743013
-- Date : 14.07.2021
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity halfAdder is
   port(
       InputA : in STD_LOGIC;
InputB : in STD_LOGIC;
       Sum : out STD_LOGIC;
Cout : out STD_LOGIC);
   end halfAdder:
architecture Behavioral of halfAdder is
begin
   Sum <= InputA xor InputB;
   Cout <= InputA and InputB;
end Behavioral:
```

VHDL COMPONENT CODE OF HALF ADDER

```
-- Project Name : 4 Bit Half Adder
 -- File : skaraca_lab4
-- Creator : Sinan KARACA
-- Student number: 8743013
 -- Date : 14.07.2021
 library IEEE;
 use IEÉE.STD_LOGIC_1164.ALL;
 entity skaraca_Lab6 is
      port(
           sw : in STD_LOGIC_VECTOR(7 downto 0);
LED : out STD_LOGIC_VECTOR(7 downto 0));
         SW
      end skaraca_Lab6;
 architecture Behavioral of skaraca_Lab6 is
  --Component initialization
 component halfAdder is
      port(
          InputA : in    STD_LOGIC;
InputB : in    STD_LOGIC;
Sum    : out    STD_LOGIC;
Cout    : out    STD_LOGIC);
      end component halfAdder;
 -- Signals for outputs of halfadders
signal SumSignal : STD_LOGIC_VECTOR(3 downto 0);
signal CoutSignal : STD_LOGIC_VECTOR(3 downto 0);
  --Component declerations
  -- LSB
     H1: halfAdder port map (sw(4), sw(0), SumSignal(0), CoutSignal(0));
H2: halfAdder port map (sw(5), sw(1), SumSignal(1), CoutSignal(1));
H3: halfAdder port map (sw(6), sw(2), SumSignal(2), CoutSignal(2));
  ---MSB
     H4: halfAdder port map (sw(7), sw(3), SumSignal(3), CoutSignal(3));
-- 4 bit LED output
  LED <= CoutSignal & SumSignal;</pre>
end Behavioral;
```

VERILOG CODE OF HALF ADDER

VERILOG COMPONENT CODE OF HALF ADDER

VHDL CODE OF FULL ADDER

```
-- File : skaraca_lab4
-- Creator : Sinan KARACA
-- Student number: 8743013
-- Date : 14.07.2021
                          -----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity skaraca_Lab6 is
     port(
          sw : in STD_LOGIC_VECTOR(7 downto 0);
LED : out STD_LOGIC_VECTOR(4 downto 0));
     end skaraca_Lab6;
architecture Behavioral of skaraca_Lab6 is
--Component initialization
component fullAdder is
     port(
          InputA : in STD_LOGIC;
         InputA: In SID_LOGIC;
InputB: in STD_LOGIC;
Cin: in STD_LOGIC;
Sum: out STD_LOGIC;
Cout: out STD_LOGIC);
     end component fullAdder;
-- Signals for outputs of halfadders
signal SumSignal : STD_LOGIC_VECTOR(3 downto 0);
signal CoutSignal : STD_LOGIC_VECTOR(3 downto 0);
begin
--Component declerations
    H1: fullAdder port map (sw(4), sw(0), '0' , SumSignal(0), CoutSignal(0));
H2: fullAdder port map (sw(5), sw(1), CoutSignal(0), SumSignal(1), CoutSignal(1));
H3: fullAdder port map (sw(6), sw(2), CoutSignal(1), SumSignal(2), CoutSignal(2));
H4: fullAdder port map (sw(7), sw(3), CoutSignal(2), SumSignal(3), CoutSignal(3));
-- 4 bit LED output
    LED <= CoutSignal(3) & SumSignal;
```

VHDL COMPONENT CODE OF FULL ADDER


VERILOG CODE OF FULL ADDER

VERILOG COMPONENT CODE OF FULL ADDER

```
Project Name
               : fullAdder
  File
                 fullAdder
               : Sinan KARACA
  Creator
  Student number: 8743013
  Date
                 17.06.2021
  module fullAdder(InputA, InputB, Cin, Sum, Cout);
  input InputA, InputB , Cin;
  output Sum;
  output Cout;
  assign Sum = InputA ^ InputB ^ Cin;
  assign Cout = (InputA & InputB) | (InputA & Cin) | (InputB & Cin) ;
endmodule
```


PIN ASSIGNMENT

Top View - Wire Bond Cyclone V - 5CSEMA5F31C6




| LED[7] | Output | PIN_V16 | 4A | B4A_N0 | PIN_V16 | 2.5 V | 12mA (default) | 1 (default) |
|------------|--------|----------|----|--------|----------|-------|----------------|-------------|
| LED[6] | Output | PIN_W16 | 4A | B4A_N0 | PIN_W16 | 2.5 V | 12mA (default) | 1 (default) |
| LED[5] | Output | PIN_V17 | 4A | B4A_N0 | PIN_V17 | 2.5 V | 12mA (default) | 1 (default) |
| out LED[4] | Output | PIN_V18 | 4A | B4A_N0 | PIN_V18 | 2.5 V | 12mA (default) | 1 (default) |
| out LED[3] | Output | PIN_W17 | 4A | B4A_N0 | PIN_W17 | 2.5 V | 12mA (default) | 1 (default) |
| out LED[2] | Output | PIN_W19 | 4A | B4A_N0 | PIN_W19 | 2.5 V | 12mA (default) | 1 (default) |
| out LED[1] | Output | PIN_W20 | 5A | B5A_N0 | PIN_W20 | 2.5 V | 12mA (default) | 1 (default) |
| LED[0] | Output | PIN_W21 | 5A | B5A_N0 | PIN_W21 | 2.5 V | 12mA (default) | 1 (default) |
| in_ sw[7] | Input | PIN_AB12 | 3A | B3A_N0 | PIN_AB12 | 2.5 V | 12mA (default) | |
| in_ sw[6] | Input | PIN_AC12 | 3A | B3A_N0 | PIN_AC12 | 2.5 V | 12mA (default) | |
| in_ sw[5] | Input | PIN_AF9 | 3A | B3A_N0 | PIN_AF9 | 2.5 V | 12mA (default) | |
| in_ sw[4] | Input | PIN_AF10 | 3A | B3A_N0 | PIN_AF10 | 2.5 V | 12mA (default) | |
| in_ sw[3] | Input | PIN_AD11 | ЗА | B3A_N0 | PIN_AD11 | 2.5 V | 12mA (default) | |
| in_ sw[2] | Input | PIN_AD12 | 3A | B3A_N0 | PIN_AD12 | 2.5 V | 12mA (default) | |
| in_ sw[1] | Input | PIN_AE11 | 3A | B3A_N0 | PIN_AE11 | 2.5 V | 12mA (default) | |
| in_ sw[0] | Input | PIN_AC9 | 3A | B3A_N0 | PIN_AC9 | 2.5 V | 12mA (default) | Mindow |

SIMALATION WAVEFORM Half Adder



Last digits of my student id is "1", "3", it is shown above. The result is Sum = 0010 and Cout = 0001.

Full Adder



Last digits of my student id is "1", "3", it is shown above. The result of full adder is Sum = 0100 and Cout = 0.

CONCLUSION

Design of full adder and half adder has been experienced in the this experiment, 4 different codes has been written and run, each has its own components. Components consist of logical operations, as they are implemented from K-Map method.